Previous Issues
Volume 10, Issue 3
Volume 10, Issue 2
Volume 10, Issue 1
Volume 9, Issue 4
Volume 9, Issue 3
Volume 9, Issue 2
Volume 9, Issue 1
Volume 8, Issue 4
Volume 8, Issue 3
Volume 8, Issue 2
Volume 8, Issue 1
Volume 7, Issue 4
Volume 7, Issue 3
Volume 7, Issue 2
Volume 7, Issue 1
Volume 6, Issue 4
Volume 6, Issue 3
Volume 6, Issue 2
Volume 6, Issue 1
Volume 5, Issue 4
Volume 5, Issue 3
Volume 5, Issue 2
Volume 5, Issue 1
Volume 4, Issue 4
Volume 4, Issue 3
Volume 4, Issue 2
Volume 4, Issue 1
Volume 3, Issue 4
Volume 3, Issue 3
Volume 3, Issue 2
Volume 3, Issue 1
Volume 2, Issue 4
Volume 2, Issue 3
Volume 2, Issue 2
Volume 2, Issue 1
Volume 1, Issue 4
Volume 1, Issue 3
Volume 1, Issue 2
Volume 1, Issue 1
Home
>>
Journals
>>
ICTACT Journal on Microelectronics
>>
View Articles
ICTACT Journal on Microelectronics
An International Publication of ICT Academy
Volume 5, Issue 3 Articles
Januray 2020
Volume 5
Issue 3
ISSN 2395-1680
Table of Contents
3947
DESIGN AND ANALYSIS OF LOG PERIODIC DIPOLE ARRAY ANTENNA
Page(s):
836-844
Pooja Chopade, S V Gaikwad
Pune Institute of Computer Technology, India
Abstract
Full Text
DOI :
10.21917/ijme.2019.0144
3946
FRAMEWORK FOR PARAMETER EXTRACTION OF NONLINEAR MODEL FOR MESFETS AND IMPLEMENTATION IN CAD TOOLS
Page(s):
831-835
Mandleshwar Kumar Mishra
1
, K Anitha Sheela
2
Gallium Arsenide Enabling Technology Centre, India
1
, JNTU College of Engineering, India
4
Abstract
Full Text
DOI :
10.21917/ijme.2019.0143
3945
ANALYSIS OF SURFACE POTENTIAL MODEL DEVELOPED FOR BALLISTIC PLANAR CNTFET OPERATED WITH CNT DIAMETER VARIATION
Page(s):
825-830
S Balaji Ramakrishna, A R Aswatha
Dayananda Sagar College of Engineering, India
Abstract
Full Text
DOI :
10.21917/ijme.2019.0142
3944
ERROR COMPENSATION TECHNIQUE FOR 90NM CMOS FIXED-WIDTH AND AREA EFFICIENT BOOTH ENCODING MULTIPLIER
Page(s):
820-824
S Ravindrakumar
1
, V M SenthilKumar
2
, S Jayasri
3
D Nithya
4
Jyotsna Siva
5
Sri Shakthi Institute of Engineering and Technology, India
1
, Malla Reddy College of Engineering and Technology, India
2
, IRRD Automatons, India
3,4,5
Abstract
Full Text
DOI :
10.21917/ijme.2019.0141
3943
POWER GATED TECHNIQUE TO IMPROVE DESIGN METRICS OF 6T SRAM MEMORY CELL FOR LOW POWER APPLICATIONS
Page(s):
815-819
Hemant Kumar, Shikha Saun
Banasthali Vidyapith, India
Abstract
Full Text
DOI :
10.21917/ijme.2019.0140
3942
ARDUINO MICROCONTROLLER BASED SMART DUSTBINS FOR SMART CITIES
Page(s):
807-814
K Suresh, S Bhuvanesh, B Krishna Devan
Sri Manakula Vinayagar Engineering College, India
Abstract
Full Text
DOI :
10.21917/ijme.2019.0139
3941
SINUSOIDAL POWER CLOCK BASED PFAL
Page(s):
801-806
Sagar Jain
1
, Shubham Garg
2
, Neeta Pandey
3
Kirti Gupta
4
Delhi Technological University, India
1,2,3
, Bharti Vidyapeeth’s College of Engineering, Delhi, India
4
Abstract
Full Text
DOI :
10.21917/ijme.2019.0138
This work is licensed under a
Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License
.