Previous Issues
Volume 10, Issue 3
Volume 10, Issue 2
Volume 10, Issue 1
Volume 9, Issue 4
Volume 9, Issue 3
Volume 9, Issue 2
Volume 9, Issue 1
Volume 8, Issue 4
Volume 8, Issue 3
Volume 8, Issue 2
Volume 8, Issue 1
Volume 7, Issue 4
Volume 7, Issue 3
Volume 7, Issue 2
Volume 7, Issue 1
Volume 6, Issue 4
Volume 6, Issue 3
Volume 6, Issue 2
Volume 6, Issue 1
Volume 5, Issue 4
Volume 5, Issue 3
Volume 5, Issue 2
Volume 5, Issue 1
Volume 4, Issue 4
Volume 4, Issue 3
Volume 4, Issue 2
Volume 4, Issue 1
Volume 3, Issue 4
Volume 3, Issue 3
Volume 3, Issue 2
Volume 3, Issue 1
Volume 2, Issue 4
Volume 2, Issue 3
Volume 2, Issue 2
Volume 2, Issue 1
Volume 1, Issue 4
Volume 1, Issue 3
Volume 1, Issue 2
Volume 1, Issue 1
Home
>>
Journals
>>
ICTACT Journal on Microelectronics
>>
View Articles
ICTACT Journal on Microelectronics
An International Publication of ICT Academy
Volume 3, Issue 2 Articles
July 2017
Volume 3
Issue 2
ISSN 2395-1680
Table of Contents
3113
OVERVIEW OF MEMS SENSORS AND ASSOCIATED ASPECTS
Page(s):
411-416
Kamaljeet Singh
ISRO Satellite Centre, Bangalore, India
Abstract
Full Text
DOI :
10.21917/ijme.2017.0073
3112
DESIGN AND SIMULATION OF A 10 GSPS LOW POWER SAMPLE AND HOLD LESS ANALOG TO DIGITAL CONVERTER USING CARBON NANOTUBE FIELD EFFECT TRANSISTORS
Page(s):
404-410
Aonkar B Takalikar, S S Narkhede
Pune Institute of Computer Technology, India
Abstract
Full Text
DOI :
10.21917/ijme.2017.0072
3111
A 16-BIT HIGH-SPEED MULTIPLIER DESIGN BASED ON KARATSUBA ALGORITHM AND URDHVA-TIRYAGBHYAM THEOREM USING MODIFIED GDI CELLS FOR LOW POWER AND AREA CONSTRAINTS
Page(s):
398-403
Bobby Nelson, Ravi Tiwari
Shri Shankaracharya Technical Campus, India
Abstract
Full Text
DOI :
10.21917/ijme.2017.0071
3110
IMPLEMENTATION OF INNOVATIVE LOW COST MUSIC SYNTHESIZER USING FPGA
Page(s):
394-397
Marmik Soni, Piyush Makharia
Dharmsinh Desai University, India
Abstract
Full Text
DOI :
10.21917/ijme.2017.0070
3109
DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES
Page(s):
389-393
C S Sajin
1
, M R Ramrosh
2
, T A Shahul Hameed
3
LBS Centre for Science and Technology, India
1
, T.K.M. College of Engineering, India
2,3
Abstract
Full Text
DOI :
10.21917/ijme.2017.0069
3108
DESIGN OF STANDARD CELL ASIC’S USING SELF GATED RESONANT CLOCKED FLIP FLOP
Page(s):
385-388
K S Shilpa, Ajith Ravindran, P M Saranya
Saintgits College of Engineering, India
Abstract
Full Text
DOI :
10.21917/ijme.2017.0068
3107
REVIEW OF DESIGN STRATEGIES OF DUAL/TRI-BAND ANTENNAS FOR GPS AND IRNSS APPLICATIONS
Page(s):
379-384
P Naik, S Ruparelia, N Bhatt
C.K. Pithawala College of Engineering and Technology, India
Abstract
Full Text
DOI :
10.21917/ijme.2017.0067
This work is licensed under a
Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License
.