Previous Issues
Volume 9, Issue 4
Volume 9, Issue 3
Volume 9, Issue 2
Volume 9, Issue 1
Volume 8, Issue 4
Volume 8, Issue 3
Volume 8, Issue 2
Volume 8, Issue 1
Volume 7, Issue 4
Volume 7, Issue 3
Volume 7, Issue 2
Volume 7, Issue 1
Volume 6, Issue 4
Volume 6, Issue 3
Volume 6, Issue 2
Volume 6, Issue 1
Volume 5, Issue 4
Volume 5, Issue 3
Volume 5, Issue 2
Volume 5, Issue 1
Volume 4, Issue 4
Volume 4, Issue 3
Volume 4, Issue 2
Volume 4, Issue 1
Volume 3, Issue 4
Volume 3, Issue 3
Volume 3, Issue 2
Volume 3, Issue 1
Volume 2, Issue 4
Volume 2, Issue 3
Volume 2, Issue 2
Volume 2, Issue 1
Volume 1, Issue 4
Volume 1, Issue 3
Volume 1, Issue 2
Volume 1, Issue 1
Home
>>
Journals
>>
ICTACT Journal on Microelectronics
>>
View Articles
ICTACT Journal on Microelectronics
An International Publication of ICT Academy
Volume 5, Issue 2 Articles
July 2019
Volume 5
Issue 2
ISSN 2395-1680
Table of Contents
3883
DESIGN AND ANALYSIS OF LEAKY WAVE ANTENNA TO GENERATE THE BESSEL BEAM
Page(s):
793-799
Nikita Nikam, S S Narkhede
Avago Technologies, Malaysia
Abstract
Full Text
DOI :
10.21917/ijme.2019.0137
3882
COMPACT AND BLOCKER-TOLERANT LOW-NOISE AMPLIFIER FOR SATELLITE RADIO
Page(s):
785-792
Chin Leong Lim
Avago Technologies, Malaysia
Abstract
Full Text
DOI :
10.21917/ijme.2019.0136
3881
DESIGN OF NOVEL PATCH ANTENNA FOR 3.8GHz UAV WI-MAX APPLICATIONS
Page(s):
780-784
G Geetharamani, T Aathmanesan
Bharathidasan Institute of Technology Campus, Anna University, Tiruchirappalli, India
Abstract
Full Text
DOI :
10.21917/ijme.2019.0135
3880
U-SLOT MULTIBAND ANTENNA WITH PRUNED EDGES FOR WLAN, WI-MAX, X AND KU BAND APPLICATIONS
Page(s):
773-779
Megha Shringi, Rajveer Singh, M L Meena
Rajasthan Technical University, India
Abstract
Full Text
DOI :
10.21917/ijme.2019.0134
3879
DESIGN OF AN ASSCHER SHAPED MONOPOLE UWB ANTENNA
Page(s):
767-772
B Tharini
Dr. Mahalingam College of Engineering and Technology, India
Abstract
Full Text
DOI :
10.21917/ijme.2019.0133
3878
CYBERNETIC E-VEHICLE FOR CAMPUS TRANSPORTATION
Page(s):
758-766
K Suresh, S Karthikeyan, A Manikandan
Sri Manakula Vinayagar Engineering College, India
Abstract
Full Text
DOI :
10.21917/ijme.2019.0132
3877
VLSI ARCHITECTURE FOR ERROR DETECTION AND CORRECTION BASED ON XOR AGAINST MULTIPLE CELL UPSETS WITH REDUCED REDUNDANT BITS
Page(s):
751-757
V Bhanumathi, M Sunandini
Anna University Regional Campus, Coimbatore, India
Abstract
Full Text
DOI :
10.21917/ijme.2019.0131
This work is licensed under a
Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License
.