SYSTOLIC ARRAY ARCHITECTURES FOR DISCRETE WAVELET TRANSFORM: A SURVEY

ICTACT Journal on Image and Video Processing ( Volume: 5 , Issue: 2 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff0e7a180000009f0c000001000900
Demand for High Speed & Low Power Architecture for Image/Video Compression Algorithms are increasing with scaling in VLSI Technology many Architectures in the Discrete Wavelet Transform (DWT) System have been proposed. This Paper surveys the different designed DWT’s using Systolic Array Architectures and the Architectures are classified based on the application whether it is 1-D, 2-D or 3-D. This paper presents the overview of the architectures based on latency, number of MAC’s, memory used, hardware efficiency etc. and this paper will give an insight to the reader on advantages and disadvantages of the design that are to be used in various applications.

Authors

G. Nagendra Babu, Ganapathi Hegde, Pukh Raj Vaya
Amrita Vishwa Vidyapeetham, India

Keywords

Systolic Array Architecture, DWT, Image and Video Processing

Published By
ICTACT
Published In
ICTACT Journal on Image and Video Processing
( Volume: 5 , Issue: 2 )
Date of Publication
November 2014
Pages
912-919

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in