IMPLEMENTATION OF SEGMENTED CURRENT STEERING DIGITAL TO ANALOG CONVERTER USING MEMORY LESS PIPELINE DYNAMIC DESIGN TECHNIQUE

ICTACT Journal on Microelectronics ( Volume: 10 , Issue: 4 )

Abstract

In the era of 5g technology, it is needed to improve speed of the circuitry used in analog and digital hardware. Digital to analog conversion is an essential process, DAC is a vital circuitry utilized for the same in the electronic systems. Our proposed current-steering DAC (CS-DAC) offers suitability for both high speed and high-resolution requirements. This work claims memory less dynamic pipeline design technique and implementation of CS-DAC using pipeline technique. CS-DAC with and without memory-less dynamic pipeline design technique is implemented using 180nm Berkeley Short-Channel IGFET Model (BSIM) version 3.3 model file. The simulation results of CS-DAC with and without pipeline design technique also compared as well.

Authors

Shyamkumar Amrutlal Pankhaniya, Jayeshkumar C. Prajapati, Anju Murlibhai Vasdewani
Government Engineering College, Patan, India

Keywords

Digital to Analog Converter (DAC), Current-Steering DAC (CS-DAC), System on Chip (SOC), Differential Non-Linearity (DNL), Integral Non-Linearity (INL), Spurious-Free Dynamic Range (SFDR) and Signal-to-Noise and Distortion Ratio (SNDR)

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 10 , Issue: 4 )
Date of Publication
January 2025
Pages
1945 - 1951

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in