DESIGN AND IMPLEMENTATION OF UART WITH FIFO BUFFER USING VHDL ON FPGA

ICTACT Journal on Microelectronics ( Volume: 5 , Issue: 1 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff088b2a0000006752010001001000
Universal Asynchronous Receiver Transmitter (UART) is a communication protocol commonly used for serial data communication. This paper presents the design and implementation method of a Universal Asynchronous Receiver Transmitter (UART) using VHSIC Hardware Description Language (VHDL). UART will be implemented to picoblaze processor which can be implemented in large system and have high flexibility in FPGA based design. UART controller has been designed using FIFO (First In First Out) buffer to avoid loss of data. Simulated and synthesized using Xilinx ISE 13.1. The design is successfully downloaded and verified on Spartan-3E FPGA board. The data that is sent will generate output LEDs on Spartan-3E. The total number of slice required is less than 10%. The number of slice Flip Flops are 1%, the total number of 4 input LUTs are 3% and the number of occupied slices are 3%. This design has a small resource.

Authors

Sardi Irfansyah
Gunadarma University, Indonesia

Keywords

UART, VHDL, FIFO Buffer, FPGA, Xilinx ISE 13.1, Spartan-3E

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 5 , Issue: 1 )
Date of Publication
April 2019
Pages
724-730

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in