DESIGN AND ANALYSIS OF AN EFFICIENT FULL ADDER USING SYSTEMATIC CELL DESIGN METHODOLOGY
Abstract
vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff007d22000000058f050001000800
In this paper, a high performance and low power full adder using Systematic Cell Design Methodology (SCDM) is explained. The design is initially executed for 1 bit and afterward reached out to 4 bit too. The circuit was implemented using Mentor Graphics tools at 180 nm technology. The performance parameters like average propagation delay, average power and Power Delay Product (PDP) are compared with existing hybrid adders like SRCPL adder and DPL adder. The proposed adder has less number of transistors in the critical path leading to less propagation delay. The utilization of transmission gate all through the design guarantees high driving ability and full voltage swing at the output. The proposed adder is observed to work productively when compared with different adders in terms of average power, average propagation delay and PDP. The Schematic Driven Layout of the proposed adder is obtained using Mentor Graphics IC station and the physical verifications are done using Calibre tool.

Authors
G Jyothish Chandran, Anila Susan George, Anu Raj
Saintgits College of Engineering, India

Keywords
Three Input XOR/XNOR, Systematic Cell Design Methodology, Transmission Gate, Full Adder, Low Power High Performance
Yearly Full Views
JanuaryFebruaryMarchAprilMayJuneJulyAugustSeptemberOctoberNovemberDecember
100000000000
Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 2 , Issue: 4 , Pages: 333-336 )
Date of Publication :
January 2017
Page Views :
154
Full Text Views :
1

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.