ANALYSIS OF LOW POWER CONDITIONAL FLIP FLOP IN 32NM CMOS TECHNOLOGY FOR POWER CONSTRAINT AND SPEED SENSITIVE APPLICATIONSRakesh, Owais Ahmad Shah
|
PERFORMANCE ANALYSIS OF CHAOS BASED INTERLEAVER IN IDMA SYSTEMAasheesh Shukla, Vinay Kumar Deolia
|
BLOCKCHAIN IN BUSINESS INTELLIGENCE - STRATEGIES FOR A DATA-DRIVEN FUTUREV. Aravinda Rajan, T. Marimuthu
|
REVIEW ON UWB ANTENNA DESIGN WITH BAND STOP FUNCTION BY IMPLEMENTING PARASITIC PATCH METHODSudhir B Lande, Shashank Biradar, Sudhir M Kharad, C K Thadani, Pallavi B Pawar
|
LOAD PROFILE CLUSTERING: AN ALGORITHMIC APPROACH WITH IMPROVED REPLACEMENT IN BEE OPTIMIZATION ALGORITHMK. Kalyani1, T. Chakravarthy2
|
A RELIABLE FAST AND IDEAL TRAFFIC AWARE SECURE ROUTING PROTOCOL BASED ON MULTI-HOP CROSS SITE LEAPING FOR EFFICIENT PACKET TRANSMISSION IN WSNA Ambeth Raja1, A Udhaya Kumar2
|