DESIGN AND OPTIMIZATION OF HETEROGENEOUS SYSTEM-ON-CHIP ARCHITECTURE USING SELF-ADAPTIVE NEURAL NETWORK ACCELERATORB. Ebenezer Abishek1, C. Sharanya2, S. Gopalakrishnan3, J. Jency Rubia4 |
DEMOGRAPHIC FACTORS AS PREDICTORS OF ORGANIZATIONAL CITIZENSHIP BEHAVIORR. Uma1 |
FPGA IMPLEMENTATION OF SSPA DECODERA Rajagopal1, K Karibasappa2, K S Vasundara Patel3 |
DEEP LEARNING-BASED IMAGE DEHAZING AND VISIBILITY ENHANCEMENT FOR IMPROVED VISUAL PERCEPTIONVidyabharathi Dakshinamurthi1, G.P. Suja2, P. Murugan3, Sk. Riyaz Hussain4 |
BLOCKCHAIN IN BUSINESS INTELLIGENCE - STRATEGIES FOR A DATA-DRIVEN FUTUREV. Aravinda Rajan, T. Marimuthu |
AN EFFICIENT NOVEL 6T SRAM CELL WITH OPTIMIZED LAYOUT AND DESIGN METRICS IN 45NM TECHNOLOGYRohin Gupta1,Sandeep Singh Gil2 |