HARDWARE SECURITY MODEL WITH VEDIC MULTIPLIER BASED ECC ALGORITHM ON HIGH-PERFORMANCE FPGA DEVICESaurabh Singh, Sunita Soni |
EXPLORING QUANTUM COMPUTING ALGORITHMS FOR OPTIMIZING VLSI CIRCUIT DESIGN AND FABRICATION PROCESSESP. Umamaheswari1, Suneel Kumar Asileti2 |
GENETIC ALGORITHM BASED CONCEPT DESIGN TO OPTIMIZE NETWORK LOAD BALANCEAshish Jain ,Narendra S. Chaudhari |
SVD-BASED TRANSMIT BEAMFORMING FOR VARIOUS MODULATIONS WITH CONVOLUTION ENCODINGM. Raja1 and P. Muthuchidambaranathan2 |
HIGH RESOLUTION RADAR TARGET RECOGNITION USING DEEP VIDEO PROCESSING TECHNIQUER. Krithika1, A.N. Jayanthi2 |
ANALYSIS ON EQUITY SHARE BEING OFFERED TO ELIGIBLE EMPLOYEES FOR EMPLOYEE RETENTION IN LARGE CAP STOCKSAnil Kumar Yadav |