COMPARATIVE ANALYSIS OF VARIOUS APPROXIMATE FULL ADDERS UNDER RTL CODES

ICTACT Journal on Microelectronics ( Volume: 6 , Issue: 2 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ffc8772b000000d928030001000500
Approximate or inexact computing is a well-established paradigm for designing error-tolerant applications such as image and digital signal processing. It is an interesting area of research, especially in the computer arithmetic designs. One key feature of this technique is that it reduces accuracy but still provides meaningful results with low power and reduced circuit complexity. This paper presents a comparative analysis of state-of-the-art approximate 1-bit full adders (AFA) for inexact computation. The performance of these AFAs are compared in terms of the design metrics (DMs) such as power, delay, and area. For a fair comparison, all AFAs under consideration have been described in Verilog register-transfer-level (RTL) codes and synthesized using Cadence’s RTL compiler. The synthesis is carried out using Cadence’s 180 nm standard cell library.

Authors

Chinna V Gowdar1, M C Parameshwara2, Savita Sonoli3
Rao Bahadur Y Mahabaleshwarappa Engineering College, India1,3, Vemana Institute of Technology, India2

Keywords

Approximate Adder, Low Power, Approximate Computing, Full Adder, Inexact Adder

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 6 , Issue: 2 )
Date of Publication
July 2020
Pages
947-952

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in