A COMPARATIVE EVALUATION AND ANALYSIS OF D FLIP FLOP FOR HIGH SPEED AND LOW POWER APPLICATION

ICTACT Journal on Microelectronics ( Volume: 7 , Issue: 1 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff9ad52b000000a122060001000400
This paper presents comparative analysis of various flip-flops in CMOS technology. We simulated dual dynamic node hybrid flip flop (DDFF), Hybrid latch flip-flop (HLFF), Modified hybrid latch flip flop (MHLFF), and modified transmission gate flip flop (TGFF). The average power of various flip flops are calculated at 0%, 25%, 50% and 100% data activity, at temperature 25-100 ºC and different voltages 0.7, 0.9, 1 and 1.5. The average delay is also calculated at room temperature. All of these parameters are calculated in 32nm CMOS technology with the help of TSPICE. It was observed that MHLFF is the flop-flop that consumes less power compared to other flip flops. We are comparing performance and power dissipation and also compared transistor count of each flip flop.

Authors

Kajul Sahu, Owais Ahmad Shah
Noida International University, India

Keywords

Average Power, Data Activity, Transistors, Average Delay, Edge Triggered Flip Flop

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 7 , Issue: 1 )
Date of Publication
April 2021
Pages
1062-1065

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in