vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff9ad52b000000a122060001000400 This paper presents comparative analysis of various flip-flops in CMOS technology. We simulated dual dynamic node hybrid flip flop (DDFF), Hybrid latch flip-flop (HLFF), Modified hybrid latch flip flop (MHLFF), and modified transmission gate flip flop (TGFF). The average power of various flip flops are calculated at 0%, 25%, 50% and 100% data activity, at temperature 25-100 ºC and different voltages 0.7, 0.9, 1 and 1.5. The average delay is also calculated at room temperature. All of these parameters are calculated in 32nm CMOS technology with the help of TSPICE. It was observed that MHLFF is the flop-flop that consumes less power compared to other flip flops. We are comparing performance and power dissipation and also compared transistor count of each flip flop.
Kajul Sahu, Owais Ahmad Shah
Noida International University, India
Average Power, Data Activity, Transistors, Average Delay, Edge Triggered Flip Flop
| January | February | March | April | May | June | July | August | September | October | November | December |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 7 , Issue: 1 , Pages: 1062-1065 )
Date of Publication :
April 2021
Page Views :
163
Full Text Views :
2
|