CNTFET BASED NOVEL 14T ADDER CELL FOR LOW POWER COMPUTATION

ICTACT Journal on Microelectronics ( Volume: 3 , Issue: 3 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff2a2c2500000024c5000001000300
This paper focuses on the design of a 14 transistor one bit adder cell designed using CNTFET 32nm Technology to address the power and speed issues of high performance computational systems. The performance metrics of the proposed adder cell is compared by benchmarking with conventional full adder design, Transmission gate based full adder and Shannon’s expression based full adders using CNTFET technology. The proposed design has lesser delay and very low power consumption. The design embraces Stanford 32nm planar CNTFET library model with a power supply of 1 volt and single walled CNT. Extensive simulation has been carried out on the adder cells considered and the parameters such as power, delay and PDP are investigated. The effect of temperature variation on the power consumption of proposed 14T adder cell is also observed to examine the robustness. The simulation results demonstrate that the proposed adder delivers stable output drivability with substantial diminution in the leakage power.

Authors

Balaji Ramakrishna S, Aswatha A R
Dayananda Sagar College of Engineering, India

Keywords

CNTFET, Adder Cell, Full Adder, Low Power, PDP

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 3 , Issue: 3 )
Date of Publication
October 2017
Pages
431-436

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in