IMPACT OF BUFFER SIZE ON PQRS AND D-PQRS SCHEDULING ALGORITHMS
Abstract
vioft2nntf2t|tblJournal|Abstract_paper|0xf4ffe1171e0000006352010001000900
Most of the internet applications required high speed internet connectivity. Crosspoint Buffered Switches are widely used switching architectures and designing a scheduling algorithm is a major challenge. PQRS and D-PQRS are the two most successful schedulers used in Crosspoint Buffered Switches under unicast traffic. In this paper, we analysed the performance of PQRS and DPQRS algorithms by varying the crosspoint buffer size. Simulation result shows the delay performance of the switch increases if the size of the buffer increases.

Authors
N. Narayanan Prasanth1, Kannan Balasubramanian2, R. Chithra Devi3
National College of Engineering, India1, Mepco Schlenk Engineering College, India2, Dr. Sivanthi Aditanar College of Engineering, India3

Keywords
Crosspoint Buffered Switch, Scheduling Algorithm, Unicast Traffic, Throughput and Delay Performance
Yearly Full Views
JanuaryFebruaryMarchAprilMayJuneJulyAugustSeptemberOctoberNovemberDecember
000000000003
Published By :
ICTACT
Published In :
ICTACT Journal on Communication Technology
( Volume: 7 , Issue: 1 , Pages: 1235-1238 )
Date of Publication :
March 2016
Page Views :
188
Full Text Views :
3

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.