IMPLEMENTATION AND COMPARISON OF DIFFERENT CIC FILTER STRUCTURE FOR DECIMATION

ICTACT Journal on Communication Technology ( Volume: 4 , Issue: 2 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff09a4110000009e0c000001000500
This paper briefs an implementation of different CIC filter architectures for decimation. The different decimation filter structures are implemented using cascaded integrator-comb filter to work for the down sampling ratio of 8. The prototype is designed with MATLAB Simulink model and it is converted to VHDL code using Xilinx system generator. Prototype is implemented in Virtex V- XC5VLX110T-3ff1136 FPGA kit and simulation results and device utilization reports are generated and tabulated. Finally different architectures are compared using number of used LUTs, Registers, Power consumption etc.

Authors

M. Madheswaran1, V. Jayaprakasan2
Mahendra Engineering College, India1, Jawaharlal Nehru Technological University Anantapur, India2

Keywords

FPGA – Field Programmable Gate Arrays, SRC - Sampling Rate Conversion, DDC – Digital Down Converter, CIC - Cascaded Integrator Comb Filter

Published By
ICTACT
Published In
ICTACT Journal on Communication Technology
( Volume: 4 , Issue: 2 )
Date of Publication
June 2013
Pages
709 - 716

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in