This paper briefs an implementation of different CIC filter architectures for decimation. The different decimation filter structures are implemented using cascaded integrator-comb filter to work for the down sampling ratio of 8. The prototype is designed with MATLAB Simulink model and it is converted to VHDL code using Xilinx system generator. Prototype is implemented in Virtex V- XC5VLX110T-3ff1136 FPGA kit and simulation results and device utilization reports are generated and tabulated. Finally different architectures are compared using number of used LUTs, Registers, Power consumption etc.
M. Madheswaran1, V. Jayaprakasan2
Mahendra Engineering College, India1, Jawaharlal Nehru Technological University Anantapur, India2
FPGA – Field Programmable Gate Arrays, SRC - Sampling Rate Conversion, DDC – Digital Down Converter, CIC - Cascaded Integrator Comb Filter | Published By :
ICTACT
Published In :
ICTACT Journal on Communication Technology
( Volume: 4 , Issue: 2 )
Date of Publication :
June 2013
|