Previous Issues
Volume 9, Issue 4
Volume 9, Issue 3
Volume 9, Issue 2
Volume 9, Issue 1
Volume 8, Issue 4
Volume 8, Issue 3
Volume 8, Issue 2
Volume 8, Issue 1
Volume 7, Issue 4
Volume 7, Issue 3
Volume 7, Issue 2
Volume 7, Issue 1
Volume 6, Issue 4
Volume 6, Issue 3
Volume 6, Issue 2
Volume 6, Issue 1
Volume 5, Issue 4
Volume 5, Issue 3
Volume 5, Issue 2
Volume 5, Issue 1
Volume 4, Issue 4
Volume 4, Issue 3
Volume 4, Issue 2
Volume 4, Issue 1
Volume 3, Issue 4
Volume 3, Issue 3
Volume 3, Issue 2
Volume 3, Issue 1
Volume 2, Issue 4
Volume 2, Issue 3
Volume 2, Issue 2
Volume 2, Issue 1
Volume 1, Issue 4
Volume 1, Issue 3
Volume 1, Issue 2
Volume 1, Issue 1
Home
>>
Journals
>>
ICTACT Journal on Microelectronics
>>
View Articles
ICTACT Journal on Microelectronics
An International Publication of ICT Academy
Volume 1, Issue 3 Articles
October 2015
Volume 1
Issue 3
ISSN 2395-1680
Table of Contents
2151
PATTERN AND POSITION DEPENDENT GATE LEAKAGE AND REDUCTION TECHNIQUE
Page(s):
131-135
K. S. Sreekala
, S. Krishna Kumar
2
Saintgits College of Engineering, India
1
, Mahatma Gandhi University, Regional Centre, India
2
Abstract
Full Text
DOI :
10.21917/ijme.2015.0022
2150
ANALYTICAL MODELLING OF LOW PRESSURE SINGLE BOSS SCULPTURED DIAPHRAGM AND ITS SENSITIVITY ENHANCEMENT
Page(s):
124-130
D. Sindhanaiselvi
, R. Ananda Natarajan
2
, T. Shanmuganantham
3
Pondicherry Engineering College, India
1,2
, Pondicherry University, India
2
Abstract
Full Text
DOI :
10.21917/ijivp.2016.0185
2149
CASE STUDY OF EXPLICIT AND IMPLICIT PULSED FLIP FLOPS WITH CONDITIONAL PULSE ENHANCEMENT MECHANISM
Page(s):
120-123
Thara Sebastian, A. Aravindhan
Saintgits College of Engineering, India
Abstract
Full Text
DOI :
10.21917/ijme.2015.0020
2148
HIGH SPEED ONLINE FAULT DETECTION OF 64-BIT RIPPLE CARRY ADDER USING MODIFIED MODULAR REDUNDANCY
Page(s):
115-119
Jisha M. Nair, C. Pradeep
Saintgits College of Engineering, India
Abstract
Full Text
DOI :
10.21917/ijme.2015.0019
2147
AN ANALYSIS TO DESIGN MERGED DELAY TRANSFORMED IIR DOWN SAMPLER FILTER: AN EFFICIENT DOWN SAMPLER FILTER ARCHITECTURE
Page(s):
101-114
V. Soni
, G. Parmar
2
Modi Institute of Technology, India
1
, Rajasthan Technical University, India
2
Abstract
Full Text
DOI :
10.21917/ijme.2015.0018
2146
BEHAVIORAL MODELLING OF CMOSFETs AND CNTFETs BASED LOW NOISE AMPLIFIER
Page(s):
96-100
Navaid Zafar Rizvi, Rajesh Mishra, Prashant Gupta
Gautam Buddha University, India
Abstract
Full Text
DOI :
10.21917/ijme.2015.0017
2145
GATE ENGINEERING OF DOUBLE GATE In0.53Ga0.47As TUNNEL FET
Page(s):
91-95
C. S. Praveen, Ajith Ravindran, Shajimon K John, Susan Abe
Saintgits College of Engineering, India
Abstract
Full Text
DOI :
10.21917/ijme.2015.0016
This work is licensed under a
Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License
.