DESIGN AND IMPLEMENTATION OF CACHE MEMORY USING CMOS TRANSISTORS

ICTACT Journal on Microelectronics ( Volume: 4 , Issue: 2 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff179d27000000d059010001000000
Cache systems are on-chip memory component utilized to store information. Cache serves as a buffer between a CPU and its principle memory. Cache memory is utilized to synchronize the data transfer rate between CPU and principle memory. As cache memory closer to the smaller scale processor, it is faster than the Random access memory (RAM) and principle memory. The advantage of storing data on cache, as compared to RAM, is that it has faster retrieval times, but it has disadvantage of on-chip energy consumption. In term of detecting number of cache hits and miss rate for the range of instructions and less power consumption, the efficient cache memory will be proposed using CMOS transistors. Evaluate the performance of cache memory in terms of power dissipation and speed of operations. Design architect IC, a tool of mentor graphics, is used for designing schematic diagram and eldonet is used for simulation of designed model.

Authors

G Chinavenkateswararao, M Kamaraju, P V Subbarao
Gudlavalleru Engineering College, India

Keywords

Cache Memory, Gates, Flip Flops, Register Index, Tag and Power

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 4 , Issue: 2 )
Date of Publication
July 2018
Pages
576-583
Page Views
341
Full Text Views
7

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in