NETWORK ON-CHIP AND ITS RESEARCH CHALLENGES

ICTACT Journal on Microelectronics ( Volume: 1 , Issue: 2 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff3ce51b000000f61e000001000b00
Networks-On-Chip (NoCs) have been proposed as a promising solution for power, performance demands and scalability of next generation Systems-On-Chip (SOCs) to overcome the several challenges of current SoC with conventional architecture. In this article, NoC, its architecture and features are presented. Further the article is extended with research challenges. Major areas of scope for research are addressed briefly with the view that microelectronic field researchers get benefitted. Performance analysing parameters and simulation tools for NoC are also included. Future SoC design needs lot of innovations and creativity to explore its complete features. Research on NoC is mandatory at this critical juncture.

Authors

K. Paramasivam
Karpagam College of Engineering, India

Keywords

Network on Chip, System on Chip, Power Dissipation, Research Challenges, NOC Architecture, Network Interface

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 1 , Issue: 2 )
Date of Publication
July 2015
Pages
83-87

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in