CODING SCHEME IN NETWORKS USING QUASI CYCLIC LOW DENSITY PARITY CHECK CODES GENERATION WITH SVM

ICTACT Journal on Data Science and Machine Learning ( Volume: 5 , Issue: 4 )

Abstract

Quasi-Cyclic Low-Density Parity-Check (QC-LDPC) codes are highly effective error correction codes due to their structured sparsity, providing low complexity and superior error performance. However, improving their performance with modern classification techniques remains a challenge. This study integrates Support Vector Machine (SVM) generation with QC-LDPC codes to optimize error correction efficiency. The proposed approach combines the robust coding properties of QC-LDPC codes with SVM’s decision boundary characteristics, enhancing decoding accuracy. Simulation results show that for a code length of 1024 bits, the Bit Error Rate (BER) improved by 15%, while the Frame Error Rate (FER) reduced by 10% compared to traditional QC-LDPC methods. These improvements underscore the potential of SVMs in refining error correction processes for communication systems, particularly in scenarios with high noise interference.

Authors

Jayasri Subramaniam, Kousik Nalliyanna Goundar Veerappan
Arden University, United Kingdom

Keywords

Quasi-Cyclic LDPC, Error Correction, SVM Generation, Bit Error Rate, Frame Error Rate

Published By
ICTACT
Published In
ICTACT Journal on Data Science and Machine Learning
( Volume: 5 , Issue: 4 )
Date of Publication
September 2024
Pages
703 - 706

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in