A LOW POWER AND AREA REDUCTION MULTIPLIER IMPLEMENTATION USING VEDIC MATHEMATICS IN 16NM FINFET TECHNOLOGY

ICTACT Journal on Microelectronics ( Volume: 10 , Issue: 3 )

Abstract

Signal processing application circuits are being used in various instruments and devices. The implementation of these algorithms is done in various devices. For ASICs CMOS were used for several decades, but these devices suffer from second order effects which will affect the overall system performance. To overcome this, the paper presents the design and implementation of a 4 bit Vedic multiplier using 16nm FinFET technology which removes the issues with second order effects. By integrating Gate Diffusion Input (GDI) logic, the proposed method significantly reduces transistor count while enhancing speed and power efficiency. The results demonstrate that the Vedic multiplier achieves superior performance, making it well-suited for high-speed digital signal processing applications.

Authors

R. Nirmala1, L. Megala2, Malathi Murugesan3
Vivekanandha College of Engineering for Women, India1,2, E.G.S. Pillay Engineering College, India3

Keywords

CMOS, FinFET, DSP, Vedic, Multiplier, Adder, Low Power

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 10 , Issue: 3 )
Date of Publication
October 2024
Pages
1846 - 1853

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in