AN IMPROVISED METHOD TO SECURE SENSE AMPLIFIER USING MACHINE LEARNING ASSISTED MEMRISTORS

N. Sivakumar¹, Venkatesh Kavididevi², M. Sathiya³ and M. Pandi Maharajan⁴

¹Department of Electrical and Electronics Engineering, Varuvan Vadivelan Institute of Technology, India ²Department of Information Technology, Vardhaman College of Engineering, India ³Department of Information Technology, Karpagam Institute of Technology, India ⁴Department of Electrical and Electronics Engineering, Nadar Saraswathi College of Engineering and Technology, India

Abstract

The rapid development of memristor technology gives hope for a solution to both issues since it promises to enhance the capabilities of electronics beyond what CMOS technology can provide on its own and makes it possible to implement unconventional computer designs. In this paper, we present a novel sensing amplifier that possesses unwavering consistency. The proposed sensory amplifier makes use of a Machine Learning Assisted Memristor (MLAM) circuit to reliably recreate the same values as the original randomly generated keys, despite variations in noise, supply voltage, and temperature. When compared to the other available topologies, the recommended sensory amplifier uses an amplifier structure to provide a quick response time and good traits of originality and unpredictability.

Keywords:

Amplifier, Machine Learning, Memristors, Sense, CMOS

1. INTRODUCTION

The current CMOS technology could one day approach its physical limit, it has been proposed that additional devices should be incorporated into the technology. Research into alternative computing paradigms such as neuromorphic computing has been sparked in part by the requirement to circumvent the data scalability restrictions imposed by traditional von Neumann systems. The rapid development of memristor technology gives hope for a solution to both issues since it promises to enhance the capabilities of electronics beyond what CMOS can provide on its own and makes it possible to implement unconventional computer designs [1].

A non-volatile solid-state device that uses copper-tungsten oxide and can modify its resistance in response to an applied writing current is a typical example of this type of memory. The HP lab was the first in 2008 to connect the concept of a memristor to a non-volatile resistive switching device with a layered structure consisting of Pt-TiO2-Pt [2].

Since that time, interest in memristors among the scientific community has only increased, and there have been reports of memristors based on a very wide variety of materials. Memristors offer intriguing prospects for usage in a wide variety of applications [3] due to their nonvolatility, minuscule feature size (down to 2nm), low power consumption, and compatibility with CMOS technology, enabling monolithic integration.

The memristor possesses several fascinating advantages, one of the most intriguing of which is the ability to switch between a variety of states. Because a single memristor has the potential to replace many transistors while still carrying out the same logic function [4], exploiting the multi-state property of memristors in next-generation electronics has emerged as a key focus of research since 2008 logic function [5], exploiting the multi-state property of memristors in next-generation electronics has emerged as a key focus of research since 2008.

The challenges that multi-state memristors still face include, but are not limited to, retention deterioration, vulnerability, device-to-device variations, cycle-to-cycle changes, process voltage temperature (PVT) variations, inaccurate modelling, complex control logic and excitation circuits, and many more.

1.1 MEMRISTOR

In recent years, a wide variety of nanodevices have been successfully manufactured and distributed. These brand new nanodevices include carbon nanotubes, graphene, quantum dots, spin-torque transfer devices, phase-change electronics, and metaloxide memristors [6].

As a result of the unique qualities they possess, metal-oxide memristors will serve as the key building blocks for our security primitives in this undertaking. In [7], Leon Chua was the first to suggest the idea of a memristor, sometimes known as a memory resistor.

This ground-breaking work by Chua demonstrated the link M(q) between charge q and flux φ , which made it possible for the device resistance to vary with time and the electric field.

The value of a memristor memristance is denoted by the parameter M(q), which is measured in ohms. Memristance is calculated by taking the integrals of the current and voltage as they pass through the device from the beginning of time to the present. The memristor behaves in the same manner as a conventional resistor at any given time, with the exception that its memristance is defined by its complete history [8].

Memristors can be created by stacking a layer of TiO2X that has oxygen vacancies on top of a layer of TiO2 that does not have such vacancies and then sandwiching the stack between two metallic electrodes. This creates the conditions necessary for the memristor to function.

In memristors, there is the possibility of either a high resistance state (HRS) or a low resistance state (LRS). To carry out a SET operation, in which a memristor is switched from the HRS to the LRS, it is necessary to supply a voltage bias that has the appropriate polarity and magnitude, denoted by the notation VSET. A device that is in the LRS can be reset and brought back into the HRS by giving a lower voltage, which is referred to as VRESET [9].

If the voltage or current that is being supplied is lowered, then different resistance states will become accessible. Some recently manufactured memristors behave more like resistors than they do like toggle switches when subjected to the normal toggle voltages. A high formation voltage (V_f) is placed across the device to initialise it. This drives the memristor to the LRS and causes it to switch whenever the VSET and VRESET voltages are applied. The memristance of a memristor is affected when there is variance in the manufacturing process because of changes in device size and dopant concentration.

Physically unclonable functions, or PUFs, are security primitives that have been proposed [8]–[14] that take advantage of the variability in the characteristics of the memristor. One example of this is the fact that the effect of variation in the thickness of the device on the memory resistance value is highly non-linear.

2. SENSE AMPLIFIER

The configuration that has been proposed, which can be seen in Fig.1, makes use of a sensing amplifier cell to make it possible for a rapid startup and a full output swing regardless of the differential input voltages. In the PUF, a current-latched SA is utilised since not only is it immune to the effects of bit line capacitance, but it possesses a high impedance at the differential input. On the other hand, the differential input voltage that can be employed is reduced because of the voltage drop that is caused by the isolation transistors in a voltage-latched SA.

In this section, we create a sense amplifier for SRAM using our strategy for shielding analogue circuits from electromagnetic interference. An SRAM array contains complementary bit lines, and it is the responsibility of the sense amplifier to detect and amplify even a very small voltage differential between those bit lines. The sensing amplifier makes it possible to retrieve data from storage in a quick and accurate manner. Only the user who is in possession of the right unlock code will be able to access the information that is saved in the memory, and this can be ensured by implementing the analogue security primitive that we have proposed and adding it to the sense amplifier.



Fig.1. Differential SRAM sense amplifier.

In most cases, a sensory amplifier of the latch variety is utilised. As can be seen in the design, the utilisation of a differential pair is what makes it possible to attain high input resistance. When the enabled signal swings from low to being high, the positive feedback of the latch becomes active. This causes the outputs to be forced into producing a full voltage swing. When the latch has made its choice, it will remain in that state until it is reset. When the differential voltage on the bitlines is low, a mismatched differential pair can cause the latch to flip to the incorrect state, which results in unexpected behaviour.

The Fig.1 illustrates that a feedback mechanism is used to calibrate the sensing amplifier. This method can be observed in action. pMOS devices can function as active loads if a bias of VBP is applied to the control signal ENp in the appropriate manner. By applying a bias through a current mirror to the signal EN, M3 is transformed into a current source. The low value (LRS) for the memristor serves as the initial point of departure for RM programming.

This ensures that the starting value of Vbb is lower than the value that must be reached to get rid of the differential pair mismatch. When programming pulses are applied, the result is an increase in RM values, which leads to an increase in Vbb values. A comparator is currently keeping a close eye on the output of the amplifier. As Vbb is steadily increased until the comparator gives the signal that everything is in order, the mismatch that was there in the differential pair is eliminated. Following the pattern that was established earlier, we will first apply programming pulses in quick succession and then read the output of the comparator in turn.

3. RESULTS AND DISCUSSION

To keep matching even in the face of significant process variation, the memristor tuning circuit will need to be utilised to adjust the threshold voltage in the differential pair. This will be done to get the desired result. However, further mismatch in the circuit may be necessary by skewing one of the device widths of the differential pair to ensure that the sense amplifier is only active when the memristor has been programmed to the appropriate value. This can be accomplished by skewing one of the device widths of the differential pair.

Since feedback is utilised to adjust the value of the RM, the precision with which the memristor RM can be tuned is contingent upon the accuracy of the comparator. The comparator offset will very certainly be the biggest contributor to the error that it generates. However, because the comparator is only used during the calibration procedure and does not play any part in the normal operation of the sense amplifier, its defects can be reduced using typical circuit approaches because it is only used during the calibration procedure. In contemporary comparator designs that make use of scaled CMOS technologies, offsets of less than 10 mV can be obtained.

4. MACHINE LEARNING ASSISTED MEMRISTORS (MLAM)

The innovative design strategies that will become possible thanks to multi-state memristors may prove beneficial to the electronics and applications of the future. In the previous paragraph, we looked at the prospect of having a few integrated multi-state RRAM systems. However, open sources may not contain all the knowledge that is available on the technical elements of the technology. In this section, we combine the measurement data from memristor devices that we built in-house with an evaluation of the potential of multi-state memristor technology and an examination of the issues that it presents. While carrying out these investigations and achieving these results, we came across a few obstacles regarding the use of multistate memristors in the design of integrated circuits. The standards for multi-state switching in integrated circuits are being tightened, which is the first change that will take effect. It is imperative that the rewriting of a state using the same pulse train be precise (typically measured to within two or three), so that the state may be accurately characterised. Because of this, the complexity of the circuit rises, and to guarantee proper switching behaviour, a programme and verify technique is required.

Even when utilising the same testing settings and voltage pulses as before, it is not always possible to construct and write successfully. This is the case even when repeating the tests. Certain states become incompatible with one another and can no longer maintain their stability. Because of their sensitivity to voltages that are higher than their threshold, memristors are susceptible to harm when used in electroforming procedures that involve high voltages.

However, there has not been any success in determining a universal threshold voltage for MUTs. During the design phase of the crossbar array, this variation needs to be taken into consideration so that there are no memristors that fail to function properly. In addition, our research has shown that memristors that are described as being designed to be non-volatile are not necessarily non-volatile.

Rather, this characteristic is reliant on the environment in which it is found and is influenced by a variety of parameters, including the creation process, pulse amplitude, and current resistance state. Even though there have been documented analyses of retention and techniques to strengthen stability, such as the multilayer incremental step pulse with verify algorithm, there is no strategy that has gained widespread acceptance for overcoming volatile behaviour and ensuring the preservation of data. This is the case even though there have been attempts.

4.1 MEMRISTOR MODELLING

A compact device model is required to utilise the multiple states of a memristive device in circuits in an effective manner. It is essential that the model accurately represents the properties of the states that may be seen in real devices. According to the findings of these evaluations, not all device states are reliable enough to be used in circuits.

For instance, some states are meta-stable, which indicates that a device in that condition cannot maintain its state over the periods that we are interested in studying. On the other hand, stable states are more suitable for the applications of multi-bit circuits and memories that are used more frequently.

We are interested in constructing a relationship between the characteristics of the externally applied stimulus and the set of device states to which the device can transition from a given initial state. This is important to us from the standpoint of the application of circuits.

In addition, for a given input, we are interested in the connection between the various states since it can shed some light on how the system works. A sizeable portion of the overall model category is represented by deterministic models, which often take the shape of a set of differential and algebraic equations when constructed. We have an example of a typical pair of situations in Eq.(1) and Eq.(2).

$$ds/dt = f_u(u,s)/f_w(s) \tag{1}$$

$$i(t) = G(s,u) \cdot u(t) \tag{2}$$

where *s* is a model internal state variable, $f_u(u,s)$ is an input sensitivity function, and $f_w(s)$ is a window function. Each of these terms represents a different part of the model. We are able to determine the conductance of the memristor by using the function G(s,u) in conjunction with the controlled state variable *s* and the input u(t).

Therefore, Eq.(2) describes the relationship that exists between the device current, denoted by i(t), and the voltage that is measured across it. The input stimulus and initial condition of the model each specify a singular, deterministic path that travels across the state space and ultimately leads to a destination state. Once the terminal state has been reached, all additional input after that point will have no effect.

The application of the proper window functions is often how these final states are defined in practise. The window functions of most models do little more than restrict the state variable to a space that can be easily handled. In increasingly complicated models, the window is defined as a function of both the state variable and the input stimulus. This allows for further definition of input-dependent stable states to which the memory resistance saturates.

This is advantageous in circumstances in which the device can be permitted to develop a stable state because the models have not yet been updated to account for the transient volatility that characterises the state of the device immediately after the stimulus has been withdrawn. In actual use, the memristance will typically decrease to a value that is more stable over time; nonetheless, none of the valid values for the memristance will remain stable.

The fundamental differential equation of state evolution can be utilised to provide an explanation for behaviour of this nature if the state space is first partitioned into stable and unstable zones.

The introduction of relaxation dynamics allows for the description of volatile behaviour that progresses from unstable states towards stable situations. To generate a single stable state in the dynamics, the modelling technique includes the following additions to (1):

$$ds/dt = f_u(u,s) - s - \tau/f_w(s)$$
(3)

In Eq.(3), the only value of s that can be considered stable is the one in which ds dt equals 0. In this model, the value of the parameter coincides exactly with that of the one and only stable state, which has the equation $f_u(u=0,s)=0$. These models take things a step further by permitting the parameter to be a timevarying, stimulus-dependent dynamic that is governed by its own differential equation.

The stable state of Eq.(3) differs among these models and is dependent on the environment in which it is considered. One method to accomplish this is to imbue the governing dynamics with a function that is analogous to potential energy, with the minima of the function corresponding to stable states and the peaks of the function corresponding to unstable states.

An exponential function is used to depict the interfacial energy, while a sinusoid function is used to reflect the periodicity of the transport dynamics. Both functions are shown here. While there have been and will continue to be efforts to develop accurate models for specific applications and the model accuracy issue caused by numerical integration of model equations has been addressed, the multi-state switching behaviour has not been modelled to the comprehensiveness required for robust circuit design.

This is even though there have been and will continue to be efforts to develop accurate models for specific applications. When additional characterization data is made available, the memristor model is going to be improved so that it can account for switching metastability, temperature dependence, and the electroforming process.

5. EVALUATION

The information pertaining to the calibration needs to be saved in the calibration registers first before the DAC mismatches and comparator offsets may be adjusted. An increase in the resolution of the SAR ADC requires additional calibration bits to ensure good linearity.

This, in turn, necessitates the addition of additional registers and calibration components (i.e., capacitor and resistor arrays) to store the calibration information and correct the errors, which, in turn, increases the latency of the SAR ADC as well as its power consumption and area requirements.

A memristor-assisted calibration method can be used in place of the conventional method of calibration to enable the realisation of a design that is more compact, quicker, and power-efficient as in Table.1.

Table.1. Power Realization

Factors	PUF	SENSE	MLAL
Technology	180 nm	65 nm	22 nm
Number of Bits	256	256	64
Total Area	0.15 mm ²	0.11 mm ²	0.019 mm^2
Efficiency	1.85 (pJ/bit)	2.15 (pJ/bit)	3.21 (pJ/bit)
Temperature	-20-45 °C	-20-60 °C	-20-120 °C
Supply Voltage	0.8-1.8	0.8-2.0	0.8-2.4
BER	0.22%	0.18%	0.10%

Table.2.	Amplifier	Ratings
----------	-----------	---------

Amplifier	Average Trans- conductance (mV)	Average input voltage (mV)	Analytical offset voltage (mV)
a0	18.74	12.18	89.86
a1	22.49	12.18	95.24
a2	15	12.18	81.96
a3	18.74	14.61	100.19
a4	18.74	9.74	77.03
a5	22.49	14.61	107.83
a6	15	9.74	71.88

Programming pulses can be used to increase or decrease the memory distance to calibrate the DAC and the comparator. The

direction of the change in memory is determined by the polarity of the mistake. Because the multi-state switching capability allows a greater calibration range for the ADC mismatches, it may be possible to do trimming that is more precise than what is achievable with the usual technique.

An investigation is being done to determine how the variance attributes impact the dependability of forecasts. The amplifier a0 is the SENSE, and the values for amplifiers a1 through a6 were determined by adding 20% to the average value of offset voltage and subtracting 20% from the average value in amplifier a0.

This resulted in the values for amplifiers a1 through a6. The amplifiers analytical offset voltages and variation attributes are outlined in Table.2, which provides a summary of the data. The simulation is carried out using the same settings as the test, and the number of test points was set to 100.

6. CONCLUSION

In this research, we developed a sensory amplifier that possesses unwavering consistency. The proposed SA makes use of an MLAM circuit to reliably recreate the same values as the original randomly generated keys, despite variations in noise, supply voltage, and temperature. This is accomplished by comparing the output of the circuit to the original keys. The 4Tbased MLAM that is employed may be implemented in a regular CMOS process without the need for additional layers. This makes it possible for the proposed SA to be produced in a manner that is both cost-effective and space efficient.

Due to the MLAM position within the cell and the absence of accompanying external connections, the proposed SA is less vulnerable to invasive attack than a structure that makes use of external memory. When compared to the other available topologies for a SA, the recommended SA makes use of an amplifier structure to provide a quick response time and good traits of originality and unpredictability. This is done in contrast to other topologies that might be used for a SA.

REFERENCES

- D.S.C. Roy, "A Circuit for Floating Inductance Simulation", *Proceedings of the IEEE*, Vol. 121, No. 1, pp. 521-523, 1974.
- [2] R. Senani, "On the Synthesis of a Class of Immittances and Filters Using Grounded Capacitors", *Letters to the Editor*, Vol. 43, No. 1, pp. 410-415, 1983.
- [3] S. Minaei and E. Yuce, "A Simple CMOS-Based Inductor Simulator and Frequency Performance Improvement Techniques", *International Journal on Electronics and Communications*, Vol. 66, pp. 884-891, 2012.
- [4] T. Sato, S. Takagi and N. Fujii, "A Design of MOSFET-C Impedance Simulation Circuits Based on a GIC", *Proceedings of the IEEE*, Vol. 182, pp. 547-555, 2007.
- [5] B. Guo, H. Wang and H. Liu, "A CMOS Low-Noise Active Mixer with Capacitive Neutralization Technique", *Proceedings of International Conference on IC Design and Technology*, pp. 1-4, 2019.
- [6] J.Y. Hsieh and K.Y. Lin, "A 0.6-V Low-Power Variable Gain LNA in 0.18m CMOS Technology", *IEEE*

Transactions on Circuits and Systems II: Express Briefs, Vol. 67, No. 1, pp. 23-26, 2019.

- [7] S. Lee, J. Park and S. Hong, "A Ka-Band Phase Compensated Variable-Gain CMOS Low-Noise Amplifier", *IEEE Microwave and Wireless Components Letters*, Vol. 29, No. 2, pp. 131-133, 2019.
- [8] D. Pan, Z. Daun, L. Sun and P. Gui, "Compact and HighLinearity 77 GHz CMOS Receiver Front-End for Automotive Radar", *IET Circuits, Devices and Systems*, Vol. 13, No. 8, pp. 1203-1208, 2019.
- [9] L. Gao, E. Wagner and G.M. Rebeiz, "Design of E-and WBand Low-Noise Amplifiers in 22-nm CMOS FD-SOI", *IEEE Transactions on Microwave Theory and Techniques*, Vol. 68, No. 1, pp. 132-143, 2020.
- [10] E. J. Nowak, "Scaling Beyond the 65 nm Node with FinFET-DGCMOS", Proceedings of International Conference on Custom Integrated Circuits, pp. 339-342, 2003.

- [11] J. Yeung and Hamid Mahmoodi, "Robust Sense Amplifier Design under Random Dopant Fluctuations in Nanoscale CMOS Technologies", *Proceedings of IEEE International Conference on System on Chip*, pp. 261-264, 2006.
- [12] R. Sharma, A. Mowar and A. Johari, "Comparison of Transients and FFT Memory Sense Amplifiers for Semiconductor Memories using 0.3μm CMOS Technology", *Proceedings of International Conference on Advanced Computation and Telecommunication*, pp. 1-7, 2018.
- [13] Navaid Z. Rizvi and Rajesh Mishra, "Realization and Performance Estimation of Integrated CMOS LNA with FInverted Antenna for Mobile Communication", *ICTACT Journal on Microelectronics*, Vol. 1, No. 1, pp. 14-18, 2015.
- [14] M. S. Lundstrom and Zhibin Ren, "Essential Physics of Nanoscale MOSFETs", *IEEE Transactions on Electron Devices*, Vol. 49, No. 1, pp. 133-141, 2002.