

FRAMEWORK FOR PARAMETER EXTRACTION OF NONLINEAR MODEL FOR MESFETS AND IMPLEMENTATION IN CAD TOOLS

Mandleshwar Kumar Mishra¹ and K. Anitha Sheela²

¹Department of Design, Gallium Arsenide Enabling Technology Centre, India

²Department of Electronics and Communication Engineering, JNTU College of Engineering, India

Abstract

Extraction and implementation of nonlinear model in computer aided design (CAD) tools requires multiple steps. In this paper we present framework for nonlinear parameters extraction and implementation of model in CAD tools. Methodology selection at each step is based on the requirement according to the LN G7A in house fabricated MESFETs device and its application. To validate the model, simulated s-parameters from model are compared with measured data and percentage of error is below 10.3% from 500MHz to 20GHz. Measured and simulated drain to source current (Ids) is compared to validate the dc characteristics of the device. To evaluate the convergence of model in CAD tools, 5 to 5.5 GHz medium power amplifier is simulated which show that the model has not convergence issue during circuit simulation in Advanced Design System (ADS).

Keywords:

Nonlinear Device Modeling, Nonlinear Parameter Extraction, Nonlinear Model, MESFETs, pHEMTs

1. INTRODUCTION

To design nonlinear circuits using CAD tools like ADS /Microwave Office/Qucs/QucsStudio (last two are open source), we require to implement nonlinear model of device in to the CAD tools. Implementation of model in CAD tools requires various model parameters related to device under consideration. Parameter extraction for nonlinear model is complex process. It starts with de-embedding of test structure from the device, extraction of intrinsic and extrinsic parameter for small signal device model, extraction of parameter from DC I-V (current-voltage) measurements. These steps need s-parameter measurement at various condition and DC I-V measurements. Nonlinear Model implementation is multiple steps process to extract the parametric values of model. Error at a pervious stage impact the accuracy of latter stage process by introducing an error. Number of methodology are available to complete the extraction process at each step by different author focusing at single step or part of step.

Convergence of model in design tools while simulating a design is also dependent on model parameters. For practical design of circuits, fast convergence of model in simulator is one of essential requirement. Accurate parameter extraction and slight tuning/optimization of parameter are required to make model to converge in CAD tools [1] [2].

Implementation of nonlinear model in design tools requires lot of effort and multiple skills like programming, measurements and design expertise, without using proprietary model parameter extraction tools (IC-CAP, AmCAD, etc.) which are very costly [3].

Aim of this work is to integrate all steps required for model parameter extraction by choosing best suited method/equation to

device under practical consideration and ease to implement it in CAD tools. Model parameter extraction program are developed in MATLAB which are also usable with open source alternative of MATLAB with slight modification. By using this methodology user have more control over model parameter extraction process as compared to above mentioned proprietary tools. Curtice cubic model is selected as nonlinear model for this work which is present in ADS as one of standard model. Curtice cubic model is also supported by the open source CAD tools Qucs, QucsStudio and other CAD tools. Validation of implemented model in ADS is done by comparing simulated data from model and measured data from device. Implemented model is used for design of nonlinear medium power amplifier (MPA) to evaluate convergence of model during circuit simulation in ADS. This presented framework is also useful for pHEMTs devices. A 5-5.5GHz amplifier has designed using the implemented model, find application in various communication module having requirement for radiation hardening and have to operate in higher temperature environment.

2. DEVICE DESCRIPTION

In this paper we use LN G7A MESFET device with 0.7 μ m gate length with gate is shifted 1 μ m towards source. Gate width of the device is 2 \times 150 μ m. This device is fabricated in house at GAETEC. G7A process is based on ion implanted depletion mode technology for MESFETs with recessed gates. The process uses 8 mask during fabrication and contact lithography. The process starts with 3 semi-insulating GaAs wafer having 625 μ m thickness and finally wafer is thinned down to 200 \pm 20 μ m thickness. The wafer is metallised with gold on the backside. The MESFETs are isolated from external environments like moisture using passivation with nitride 1.

3. MODEL PARAMETER EXTRACTION FRAMEWORK

3.1 DE-EMBEDDING PROCEDURE

The layout of the test structure is converted in to the equivalent circuit, short and open RF measurement data is used to calculate the value of the impedances and admittances (Z_1 , Z_2 , Z_3 and Y_1 , Y_2 , Y_3). This procedure includes first subtracting out the on wafer open Y-parameters shunting the input and output ports, next subtracting out the Z-Parameters taken from the on wafer shorts, and finally subtracting the coupling capacitance between the input and output lines [4]. S-parameters for Short RF measurement is converted in to Z parameters and Z_1 , Z_2 and Z_3 is calculated as:

$$Z_1 = Z_{11} - Z_{12}; Z_2 = Z_{22} - Z_{12}; Z_3 = Z_{12} \quad (1)$$

A function is developed in Matlab for this purpose.

3.2 EXTRACTION OF THE PARASITIC RESISTANCE AND INDUCTANCE

Extraction of the parasitic resistance and inductance is done using condition $V_{ds} = 0$, V_{gs} is forward biased. In this condition the C_{pg} and C_{pd} , parasitic capacitance is negligible and consequently the extrinsic Z parameters are determined by adding the parasitic resistance R_s , R_g , R_d and inductances L_g , L_s , L_d to the intrinsic Z parameters [5] [11]. The study then obtains the Eq.(2) - Eq.(4).

$$Z_{11} = R_s + R_g + \frac{R_c}{3} + \frac{nkT}{qI_g} + j\omega(L_s + L_g) \quad (2)$$

$$Z_{12} = Z_{21} = R_s + \frac{R_c}{2} + j\omega L_s \quad (3)$$

$$Z_{22} = R_s + R_d + R_c + j\omega(L_s + L_g) \quad (4)$$

If we know the value of the channel resistance R_c we can easily get the value of the R_s using the real part of Z_{12} or Z_{21} , consequently we will get value of R_d from Z_{22} and R_g from Z_{11} . Channel resistance (R_c) is calculated by [6] or [10]. Method given by Brady et al. [6] uses s parameter for extraction as compared to method given by Fukui [10] which require extra measurement set-up. For this framework Method given by Brady et al. [6] is selected to simplify the process of extraction of parasitic resistance. A function is developed for determining the value of the R_g in Matlab.

3.3 EXTRACTION OF THE CPG AND CPD

In Dambrine method [5], two identical capacitors were used to describe the depletion-layer extension under the gate. White et al. [14] proposed an improved pinched-off cold-FETs method. They used three identical capacitors to represent the depletion-layer extension under the pinched-off cold-FETs bias condition. However, the method cannot precisely explain the physical depletion-layer distribution because the physical geometry of the gate is not identical to those of the source and drain in real FET. LNG7A device has gate $1\mu\text{m}$ towards source so consideration of charge distribution under gate is important because it create a condition which makes the charge distribution under gate more far away from assumption of equal distribution under gate assumed in Dambrine method [5]. Unreasonable configuration for the intrinsic capacitors would lead to non-physical results of parameter extraction for FET equivalent circuits. Different capacitors are desirable to represent the intrinsic depletion layer of a pinched-off cold-FET [7]. we have gone through the method [5] and [8] for determining the values of C_{pg} and C_{pd} and methodology given by Ooi et al. [8] which consider the above discussion and take alpha (α) a weighing factor to relate the three different capacitors which has been used for this work.

$$C_{pg} = \text{Im}(Y_{22}) + \frac{2\text{Im}(Y_{12})}{w} \quad (5)$$

$$C_{pd} = \text{Im}(Y_{22}) + (1 + \alpha) \frac{2\text{Im}(Y_{12})}{w} \quad (6)$$

3.4 EXTRACTION OF INTRINSIC PARAMETER

Intrinsic parameters extraction given by Dambrine et al. [5] is providing good fit up to 5 GHz. In this work intrinsic parameters are extracted by using method presented by Manfred Berroth et al. [12], which provides broad-band fit of measured s -parameters with simulated s -parameters generated from model [9] [13]. Following equation is used for this purpose:

$$C_{gd} = \frac{\text{Im}(Y_{12})}{\omega} \quad (7)$$

$$C_{gs} = \frac{\text{Im}(Y_{11}) - \omega C_{gd}}{\omega} \left(1 + \frac{(\text{Re}(Y_{11}))^2}{(\text{Im}(Y_{11}) - \omega C_{gd})^2} \right) \quad (8)$$

$$R_i = \frac{\text{Re}(Y_{11})}{(\text{Im}(Y_{11}) - \omega C_{gd})^2 + (\text{Re}(Y_{11}))^2} \quad (9)$$

$$g_m = \sqrt{(\text{Re}(Y_{21}))^2 + (\text{Im}(Y_{21}))^2 + (\omega C_{gd})^2 (1 + \omega^2 C_{gs} R_i^2)} \quad (10)$$

$$\tau = \frac{1}{\omega} \arcsin \left(\frac{-\omega C_{gd} - \text{Im}(Y_{21}) - \omega C_{gs} R_i \text{Re}(Y_{21})}{g_m} \right) \quad (11)$$

$$C_{ds} = \frac{\text{Im}(Y_{22}) - \omega C_{gd}}{\omega} \quad (12)$$

$$g_{ds} = \text{Re}(Y_{22}) \quad (13)$$

3.5 EXTRACTION OF NONLINEAR PARAMETER FROM DC I-V CHARACTERISTICS OF DEVICE

To implement the nonlinear model in ADS, Curtice-Cubic GaAsFET Model is selected as basis model.

$$I_{ds} = I_{dso} \times \tanh(\gamma \times V_{ds}) \quad (14)$$

$$I_{dso} = [A_0 + A_1 \times V_1 + A_2 \times V_{12} + A_3 \times V_{13}] + (V_{ds} - V_{dsdc}) / R_{ds0} \quad (15)$$

where, I_{ds} is DC drain to source current, Gamma is current saturation, A_0 to A_3 are cubic polynomial coefficient for I_{ds} , V_{ds} is drain to source voltage, V_{dsdc} is V_{ds} at which R_{ds0} is measured, R_{ds0} is DC drain to source resistance at $V_{gs} = 0$ [12]. This is slightly modified Curtice-Cubic model, used to extract the model coefficient by fitting the measured dc I-V data of device under consideration using curve fitting tools. Extracted parameters are used to implement the device model for simulation of the device behaviour in ADS design CAD tools.

3.6 IMPLEMENTATION OF NONLINEAR MODEL IN ADS DESIGN CAD TOOLS

Curtice-Cubic model is available as standard model in ADS. Small signal model parameters and nonlinear parameters extracted from the DC I-V characteristics of device under consideration is used to implement this model in ADS as shown in Fig.1.




Fig.1. Curtice-Cubic model implementation in ADS with extracted parameters for device LN G7A 2x150µm

3.7 ASSESSMENT OF MODEL CONVERGENCE FOR NONLINEAR CIRCUIT DESIGN

Model convergence during simulation of circuits in CAD tool is one of important requirement. To assess convergence of model, 5-5.5GHz medium power amplifier is designed using load pull simulation of implemented model. No convergence issue is occurred during simulation of amplifier and simulation result is presented in Fig.2(a), Fig.2(b), Fig.3(a), Fig3(b), and Fig.4(a), Fig.4(b). Simulated output power at 1 dB compression point for amplifier is 16.5dBm and gain is 11.77dB as shown in Fig.5. This amplifier finds the application in ad-hoc wireless sensor network and communication having requirement to operate the system in high temperature environment.

The Fig.2 to Fig.5 show that the model has no convergence issue during nonlinear circuit design process in CAD tools using implemented model, otherwise the simulation process halt without meaningful simulation result.




Fig.2(a). Simulated gain (S_{21}) (b) shows the simulated S_{11} and S_{22} match for designed circuit after matching the simulated load after load pull of implemented model impedance with 50Ω load and input impedance match




Fig.3. (a). shows the Simulated Input return loss(S_{11}), (b). shows the Output return loss (S_{22}) of the 5-5.5GHz amplifier simulated using implemented model




Fig.4. (a). Simulated Gain ripple and (b). Stability factor for amplifier with respect to frequency




Fig.5. p_{out} is gain in dB and p_o is output power in dBm simulated for power amplifier using implemented nonlinear model

4. COMPARISON, VALIDATION AND DISCUSSION

To validate the implemented model, the small signal s-parameters at $I_{ds}/5$ (I_{ds} is drain to source current at $V_{gs}=0$), S_{21} (blue line) measured data is compared with the simulated S_{43} (red line) in Fig.6(a), the percentage of error between simulated and measured data is plotted in Fig.6(b) with respect to frequency. Similarly input return loss, measured data S_{11} (blue line) and output return loss, S_{22} (blue line) are compared with the simulated input return loss S_{33} (red line) and S_{44} (red line) respectively in Fig.7(a) and Fig.8(a). In Fig.7(b) and Fig.8(b) the percentage of error between simulated and measured data is plotted w.r.t frequency. The percentage of error between the simulated data and measured data is below 10.3% for frequency from 500MHz to 20GHz. In Fig.9 I_{ds} measured current is compared with I_{ds} model (Curtice-cubic) current. Error are within the range and model is useful to simulate the design as demonstrated by design of 5-5.5GHz Medium Power Amplifier (MPA).




Fig.6. (a). Comparison of measured gain S_{21} (red line) with simulated gain S_{43} (blue line), (b). percentage of error between simulated and measured gain with respect to frequency

For fabrication process of device, 10% of process variation is normal due to various fabrication factor affecting the process parameters for different run (batch) of wafer. The Fig.6 to Fig.9 show that measured and simulated result are close or below to 10%. Model accuracy is close to process variation so model is useful for simulation of circuits in CAD tools.




Fig.7. (a). Comparison of measured input return loss S_{11} (red line) with simulated gain S_{33} (blue line), (b). percentage of error between simulated and measured input return loss with respect to frequency




Fig.8. (a). Comparison of measured output return loss S_{22} (red line) with simulated gain S_{44} (blue line), (b). percentage of error between simulated and measured output return loss with respect to frequency




Fig.9. Comparison of measured (black dotted) drain to source current (I_{ds}) data with simulated (red continuous) current

5. CONCLUSIONS

Nonlinear model is implemented in ADS CAD tools. The framework for implementation of nonlinear model starting from the de-embedding of test structure, extraction of intrinsic and extrinsic parameters of device and extraction of nonlinear parameters from DC I-V currents is presented. During selection of the methodology at each step the suitability of method for device and nonlinear application of device are considered. The percentage of error for implemented model is within the process variation of fabrication. This model will be useful for simulation of various nonlinear circuit prior to fabrication. This model is used to simulate the 5-5.5GHz MPA that show that no convergence issue has halted the process of circuit simulation. This amplifier find application in ad-hoc wireless sensor network and communication having requirement to operate the system in high temperature environment due to use of wide band gap material (GaAs) used for MESFETs device under consideration. GaAs has also radiation hardening, so circuit using this device is useful for space communication systems.

REFERENCES

- [1] Matthias Rudolph, Christian Fager and David E. Root, "Nonlinear Transistor Model Parameter Extraction Techniques", Cambridge University Press, 2012.
- [2] Steve Mass, "Fixing the Curtice FET Model", *Microwave Journal*, Vol. 12, No. 3, pp. 1-11, 2002.
- [3] A.A. Kokolov and L.I. Babak, "Methodology of Built and Verifivation of Non-Linear EEHEMT Model for GaN HEMT Transistor", *Radioelectronics and Communications Systems*, Vol. 58, No. 10, pp. 435-443, 2015.
- [4] Hanjin Cho and Dorothea E. Burk, "A Three-Step Method for the De-Embedding of High Frequency S-Parameter Measurements", *IEEE Transactions on Electron Devices*, Vol. 38, No. 6, pp. 1371-1374, 1991.
- [5] G. Dambrine, A. Cappy, F. Heliodore and E. Playez, "A New Method for Determining the FET Small-Signal Equivalent Circuit", *IEEE Transactions on Microwave Theory and Techniques*, Vol. 36, No. 7, pp. 1151-1159, 1988.
- [6] Ronan G. Brady, Christopher H. Oxley and Thomas J. Brazil, "An Improved Small-Signal Parameter-Extraction Algorithm for GaN HEMT Devices", *IEEE Transactions on Microwave Theory and Techniques*, Vol. 56, No. 7, pp. 1535-1544, 2008.
- [7] Yeong Lin Lai and Kuo Hua Hsu, "A New Pinched-Off Cold-FET Method to Determine Parasitic Capacitances of FET Equivalent Circuits", *IEEE Transactions on Microwave Theory and Techniques*, Vol. 49, No. 8, pp. 1410-1417, 2001.
- [8] B.L Ooi and J.Y. Ma, "An Improved but Reliable Model for MESFET Parasitic Capacitance Extraction", *Proceedings of IEEE Symposium on Radio Frequency Integrated Circuits*, pp. 331-337, 2003.
- [9] J. Michael Golio, "Microwave MESFETs and HEMTs", Artech House, 1991.
- [10] H. Fukui, "Determination of the Basic Device Parameters of GaAs MESFET", *The Bell System Technical Journal*, Vol. 58, No. 3, pp. 711-797, 1979.
- [11] Kang W. Lee, Kwyro Lee, Michael S. Shur, Peter C.T. Roberts and Max J. Helix, "Source, Drain, and Gate Series Resistance and Electron Saturation Velocity in Ion-Implanted GaAs FET", *IEEE Transactions on Electron Devices*, Vol. 32, No. 5, pp. 987-992, 1985.
- [12] Manfred Berroth and Roland Bosch, "Broad-Band Determination of FET Small-Signal Equivalent Circuit", *IEEE Transactions on Microwave Theory and Techniques*, Vol. 38, No. 7, pp. 891-895, 1990.
- [13] Paul M. White and Richard M. Healy, "Improved Equivalent Circuit for Determination of MESFET and HEMT Parasitic Capacitances from "Coldfet" Measurements", *IEEE Microwave and Guided Wave Letters*, Vol. 3, No.12, pp. 453-454, 1993.