DRAIN CURRENT CHARACTERISTICS OF SILICON NANOWIRE FIELD EFFECT TRANSISTOR

T.S. Arun Samuel¹, N. Arumugam² and A. Shenbagavalli³

Department of Electronics and Communication Engineering, National Engineering College, Kovilpatti, India

E-mail: ¹arunsamuel2002@gmail.com, ²armsece@gmail.com, ³shenbanec@gmail.com

Abstract

This paper presents the simulation study of characteristics of an 11nm Silicon Nanowire Field Effect Transistor. This architecture is applicable for ultra-scaled devices up to sub-11 nm technology nodes that employ silicon films of a few nm in thickness. The defining characteristics of ultrathin silicon devices such as Short Channel Effects and Quasi-Ballistic transport are considered in modelling the device. Device geometries play a very important role in short channel devices, and hence their impact on drain current is also analyzed by varying the silicon and oxide thickness. The proposed simulation model gives a detailed outlook on the characteristics of the nanowire device in the inversion regime.

Keywords:
Nanowire Transistors, Drain Current Characteristics

1. INTRODUCTION

Silicon CMOS has been the technology of choice of the Nano electronics industry for the past four decades. In this regard, Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) have become the fundamental building blocks of Very Large Scale Integrated circuits (VLSI) due to their excellent properties. The demand for higher integration density, low power consumption, high speed and low cost requires aggressive scaling of the MOSFETs. While scaling down the device, as the channel length of a MOSFET is reduced, departures from long channel behavior are expected to occur. These deviations are called as “Short-Channel Effects” (SCEs), which are the results of a two-dimensional potential distribution and high electric fields in the channel region. Hence, in these conditions, Silicon Nanowire Transistors have garnered a huge attention in the modern semiconductor industry as the alternate option for the conventional MOSFETs due to their highly improved electrical and optical properties. Several works have contributed to the boom of research on nanowire transistors. Nanowires are predicted to be relevant for properties. Several works have contributed to the boom of research on nanowire transistors. Nanowires are predicted to be relevant for nano-FETs, dual-gated transistors impose an energy barrier by the top gate that affects transport of carriers and become unipolar in some controlled gate voltage regimes. It is demonstrated that the top gate can control the ambipolar conduction in SiNWs-related FETs effectively with an improved on/off current ratio. More recently, researchers have developed gate-all around (GAA) FET [5-7], where the channel body is all covered by gate and thus provide better electrostatic control of the channel. The fabricated GAA nanowire transistors show the best performance among those reported so far in terms of high drive current, near ideal subthreshold slope, lowering drain-induced barrier (DIBL), and high Ion/Ioff ratio. The transistors also exhibit a substrate-bias-independent threshold voltage ($V_{th}$) as a result of the complete electrostatic shielding of the channel.

In addition, dual-gated silicon nanowire transistors that have top and back gates to control the FETs also realized unipolar behavior [4]. The back gate influences the whole of SiNWs channel and the top gate influences part of it. Compared to normal nano-FETs, dual-gated transistors impose an energy barrier by the top gate that affect transport of carriers and become unipolar in some controlled gate voltage regimes. It is demonstrated that the top gate can control the ambipolar conduction in SiNWs-related FETs effectively with an improved on/off current ratio. More recently, researchers have developed gate-all around (GAA) FET [5-7], where the channel body is all covered by gate and thus provide better electrostatic control of the channel. The fabricated GAA nanowire transistors show the best performance among those reported so far in terms of high drive current, near ideal subthreshold slope, lowering drain-induced barrier (DIBL), and high Ion/Ioff ratio. The transistors also exhibit a substrate-bias-independent threshold voltage ($V_{th}$) as a result of the complete electrostatic shielding of the channel.

In this work, we present the Ion current characteristics on a Silicon nanowire FET’s using 2D simulator PADRE [9]. ION current variation with several important device parameters (oxide and silicon channel thickness, doping concentration) is obtained from simulations. The results are of vital importance for characterizing the transport and variability in emerging research devices.

2. DEVICE STRUCTURE AND SIMULATION

![Schematic structure of the Nanowire FET device](image)

Fig.1. Schematic structure of the Nanowire FET device
Nanowire FETs are considered to be excellent candidates for maintaining the relentless progress in scaling for semiconductor devices. Several things have contributed to the boom of research on nanowire transistors. First, they can be produced in high yield with reproducible electronic properties as per the requirements for ULSI applications. Second, “bottom-up” synthesized nanowire materials offer well controlled size in comparison with the “top-down” nanofabricated device structures; that is at or beyond the limits of lithography. Also, the crystalline structure, smooth surfaces and ability to produce radial and axial hetero structures can reduce scattering drastically. This results in higher carrier mobility in comparison with other nano devices of similar size. Finally, the diameter (body thickness) of nanowires can be controlled down to well below 10nm. Therefore, even as the gate length is aggressively scaled, electrical integrity of nanowire based electronics can be sustained. This is a feature that could not be easily achieved in planar MOSFETs.

The silicon body is surrounded with a very thin layer of an oxide, and the oxide is enclosed either by a metal or polysilicon gate. The source is on the left side, whereas the drain is on the right side. With the superiorly enhanced gate controllability, the device can greatly relax the stringent process requirements with more flexible device design, such as relaxed channel doping design and allowably thicker gate dielectric. This device has the benefits of both reducing the short channel effects and improving the sub threshold slope, as well as potentially higher packing densities. The small vertical electric field and the use of silicon nanowire channels in the device reduce the surface and Coulomb’s scattering, and the electronic transport is very much close to the ballistic regime. With better suppression of the short channel effects, the gate length can be scaled down even to a sub 10nm regime.

Silicon Nanowire FETs, unlike planar MOSFETs, have metal source and drain contacts. That is, the source and drain contacts are made from metals instead of degenerately doped semiconductors. Due to this factor, positive Schottky barriers are formed at the metal/semiconductor interface due to the combination of metal work function and Fermi level pinning by surface states. As a result, the device performance is affected by physical contact properties to a large degree. Hence, application of annealing can lead to the formation of essentially ohmic contacts and dramatically increase ON current and the apparent carrier mobility.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate oxide thickness $t_{ox}$</td>
<td>2nm</td>
</tr>
<tr>
<td>Silicon body thickness $t_{si}$</td>
<td>10nm</td>
</tr>
<tr>
<td>P$^+$ Source doping $N_A$</td>
<td>$10^{20}$/cm$^3$</td>
</tr>
<tr>
<td>N$^+$ Drain doping $N_D$</td>
<td>$10^{20}$/cm$^3$</td>
</tr>
<tr>
<td>channel length ($L$)</td>
<td>11nm</td>
</tr>
</tbody>
</table>

### 2.1 SIMULATION

MuGFET [9] is a simulation tool for nano-scale multi-gate FET structure. MuGFET users can either use PROPHET or PADRE. It provides self-consistent solutions to the Poisson and drift-diffusion equation. For this work, we adopt a 2D simulator, PADRE, which was developed at Bell Labs by Mark Pinto, R. Kent Smith, and Ashraful Alam [8]. PADRE is a 2D/3D simulator for electronic devices, such as MOSFETs and Nanowire transistors. It provides many useful plots for engineers and deep understanding of physics. Many options are provided with respect to the numerical methods and semiconductor device physics. It can simulate physical structures of arbitrary geometry—including hetero-structures with arbitrary doping profiles, which can be obtained using analytical functions or directly from multidimensional process simulators such as Prophet. For each electrical bias, PADRE solves a coupled set of partial differential equations (PDEs). A variety of PDE systems are supported which form a hierarchy of accuracy: electrostatic (Poisson equation) drift-diffusion (including carrier continuity equations) energy balance (including carrier temperature) electro thermal (including lattice heating). The equation used in the simulation tool is based on the drift-diffusion theory and provides self-consistent solution to the Poisson Eq.(1) and drift-diffusion equations. The Poisson and drift diffusion equations are,

\[ \frac{\partial^2 \phi (x, y)}{\partial x^2} + \frac{\partial^2 \phi (x, y)}{\partial y^2} = \frac{q N_A}{\varepsilon} \tag{1} \]

\[ J_n = q n(x) \mu_n E(x) + qD_n \frac{dn}{dx} \tag{2} \]

\[ J_p = q p(x) \mu_p E(x) + qD_p \frac{dp}{dx} \tag{3} \]

### 3. RESULTS AND DISCUSSION

In this section, we have presented some of the numerical results of the output characteristics, the effect of oxide layer thickness, silicon body thickness, $I_{DS}$-$V_{GS}$ characteristics, $I_{D}$-$V_{DS}$ characteristics and conductance efficiency of silicon nanowire transistors in the nanometer region. The Fig.2 shows the drain current $I_D$ and drain voltage $V_{DS}$ characteristics for different gate voltages of the Nanowire FET structure. The oxide thickness is 1nm and length of the channel is fixed as 11nm. As the graph indicates, as the gate voltage increases the drain current also rises gradually. Thus the performance of the device can be controlled by the voltage applied at the gate terminal of the device.

![Fig.2. Plot of Drain Current $I_D$ versus Drain Voltage $V_{DS}$ by varying the different gate voltages ($V_{GS}$)](image)
Fig. 3. $I_{DS}$-$V_{GS}$ characteristics of Silicon Nanowire Transistors with Channel length $L = 11\text{ nm}$

The Fig. 3 shows the transfer characteristics of silicon nanowire FET with different drain voltages 0.5V, 0.7V and 1V respectively. Impact of the drain voltage on the performance of the device is found to be minimum as the graph shows that varying $V_{DS}$ does not change the drain current drastically.

The Fig. 4 shows the $I_{DS}$-$V_{GS}$ characteristics of silicon nanowire FET with various oxide thickness ($t_{ox} = 1\text{ nm, 2nm and 3nm}$ respectively). From the plot, it is inferred that as the dielectric thickness decreases, the drain current shows an incredible rise and the on current is at maximum.

In Fig. 5, the variation of drain current for a fixed Drain bias of 0.5V with various source and drain doping concentration in log scale is presented. One major requirement for the transistor design is the ability to increase and control the carrier concentration, which is normally achieved by doping. When the doping in the Source and Drain is increased, the barrier becomes slightly higher as the Fermi level shifts but also thinner, which leads to a decrease in thermionic emission as well as an increase in the drain current.

The Fig. 6 shows the Drain Current $I_{DS}$ versus Gate Voltage $V_{GS}$ by varying the different silicon thickness ($t_{Si}$). This simple method for varying the silicon thickness also allows for quantitative measurements of the nanowire FETs drain current efficiency.

Fig. 5. $I_{DS}$-$V_{GS}$ characteristics of Silicon Nanowire Transistors with various Doping profile

Fig. 6. Plot of Drain Current $I_{DS}$ versus Gate Voltage $V_{GS}$ by varying the different silicon thickness ($t_{Si}$)

The Fig. 7 shows the Drain Current $I_{DS}$ versus Gate Voltage $V_{GS}$ by varying the different silicon thickness ($t_{Si}$). This simple method for varying the silicon thickness also allows for quantitative measurements of the nanowire FETs drain current efficiency.
In Fig. 7, the variation of threshold voltage for a fixed channel length of 11 nm by varying drain voltage is presented. In wide planar transistors the threshold voltage is essentially independent of the drain voltage and is therefore a well-defined characteristic, however it is less clear in modern nanometer-nanowire FETs.

Furthermore, our simulation results have been compared with 22 nm silicon nanowire transistors [7]. From Fig. 3, it is inferred that the $I_{ON}$ current of silicon nanowire transistor is $10^{-4}$A ($V_{GS} = 0.5V$) and the model proposed by Theodore [7] with 22 nm silicon nanowire transistor is $10^{-5}$A ($V_{GS} = 0.5V$). From this analysis, it is clear that, the 11 nm silicon nanowire transistor has more advantage compare to the other types of devices, in terms of its higher $I_{ON}$ current.

4. CONCLUSION

Due to high fabrication cost of Nanowire FETs, it is desirable to predict their performance by simulation and to improve their design parameters. Simulation results provides insight into the operation of modern semiconductor devices and circuits, and dramatically reduces the fabrication costs and time to market. This simulation study reveals that the Silicon nanowire transistor is an attractive candidate for CMOS device design for future technology nodes. Nanowire transistors build using Silicon material is providing high $I_{ON}$ current, thus future CMOS devices will be aiming at higher device drive current and faster operation speed. We have presented some of the simulation results of the transfer characteristics, output characteristics, effects of a change in thickness, and conductance efficiency of silicon nanowire transistors in the nanometer region. However, at this time the nanowire transistor still is in its early stage, there is a lot of room to optimize the structure parameters and lots of new phenomenon to be explored by both experimental and computational approach.

REFERENCES