vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff9dd52b000000a122060001000700 The transmission of clock signal is done across the integrated circuit in the presence of buffers and wires in synchronous biomedical systems on-chip architectures. This paper presents the investigation of the driver tree architecture to be used in microprocessor and DSP processors for biomedical image processing applications for clock distribution. In system on chip architecture this design plays an important role. Several clock distribution units like parallel, H-Bridge configurations were implemented in past. A new buffer is designed for the improvement of driving capability in clock distribution. This paper presents the CMOS based clock distribution circuit with better power and drive current. The parameters like power and current are investigated. Predictive technology models for CMOS 90nm technology are used.
V Sujatha1, S Ravindrakumar2, D Sasikala3, V M Senthil Kumar4, N V Kousik5, Jayasri Subramaniam6
Shree Sathyam College of Engineering and Technology, India1, Sri Shakthi Institute of Engineering and Technology, India2, Muthayammal Engineering College, India3, Malla Reddy College of Engineering and Technology, India4, Galgotias University, India5, University of Northampton, United Kingdom6
CMOS, Current Driver, Clock Driver, H-Bridge, Buffer, Power
| January | February | March | April | May | June | July | August | September | October | November | December |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 7 , Issue: 1 , Pages: 1080-1084 )
Date of Publication :
April 2021
Page Views :
251
Full Text Views :
5
|