vioft2nntf2t|tblJournal|Abstract_paper|0xf4fffd542c000000f5ca0c0001000400 This paper proposes and investigates a new architecture of PNPN TFET by using 2-D ATLAS Device Simulation Software TCAD Tool. The source pocket plays a crucial role in increasing the ON-state current through Tunnel FET. In order to enhance the source pocket characteristics, the source pocket is divided laterally into high and low concentration source pockets without modulating its width (LP). This modification results in reduction of tunnelling width (?), thereby increasing the significant amount of lateral electric field and suppressing the horizontal electric field, which in turn enhance the tunnelling probability as well as tunnelling rate. This proposed structure is a promising candidate for getting higher ON-state current (Ion), higher current ratio (Ion/Ioff), lower threshold voltage (VT) and reduced steepness sub-threshold slope (SS). These parameters are calculated with respect to conventional PNPN TFET and hetero-dielectric BOX (HDB) PNPN TFET, which enable the device to be operated efficiently with lower power consumption.
Sudhan Kumar1, Dheeraj Singh Rajput2, Ritu Gupta3, Sankalp Shukla4, Deep Kishore Parsediya5, Vikash Sharma6
National Institute of Technology, Goa, India1, Indira Gandhi Engineering College, India2,3,4, Madhav Institute of Technology and Science, India5, Rewa Engineering College, India6
Band-to-Band Tunnelling (BTBT), Sub-Threshold Swing, Tunnelling Field-Effect Transistor (TFET), High-? Dielectric, Hetero-Dielectric BOX (HDB)
| January | February | March | April | May | June | July | August | September | October | November | December |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 8 , Issue: 1 , Pages: 1288-1294 )
Date of Publication :
April 2022
Page Views :
199
Full Text Views :
4
|