DESIGN OF ENERGY EFFICIENT APPROXIMATE MULTIPLIERS FOR IMAGE PROCESSING APPLICATIONS

Abstract
This research paper presents the design of two 8×8 approximate multipliers based on novel approximate 3:2 and 2:2 compressors. The proposed multipliers are derived based on Wallace multiplier architecture and herein referred to as the proposed ‘approximate Wallace multiplier’ (AWM). The performance of these proposed AWMs has been assessed and analyzed in terms of ‘Design Metrics’ (DMs) such as power, delay, ‘power-delay-product’ (PDP), and area. Further, a performance comparison of AWMs has been carried out against 6 other multipliers designed based on reported approximate 3:2 compressors. To extract these DMs, all the multipliers under consideration have been described using Verilog code and synthesized using Cadence’s ‘RTL Compiler’ (RC) tool using a 180 nm standard cell library. The synthesis results show that the proposed AWMs accomplish an excellent performance in terms of DMs. Further, the AWMs along with other designed Wallace multipliers, based on reported approximate compressors have been compared, under image processing application in terms of ‘peak signal-to-noise ratio’ (PSNR). The comparison results show that the proposed multipliers have a better PSNR (more than 50 dB).

Authors
Chinna V Gowdar1, M C Parameshwara2
Rao Bahadur Y Mahabaleswarappa Engineering College, India1, Vemana Institute of Technology, India2

Keywords
Approximate Computation, Wallace Multiplier, 3:2 Compressor, Low Power, PDP
Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 7 , Issue: 1 )
Date of Publication :
April 2021

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.