vioft2nntf2t|tblJournal|Abstract_paper|0xf4ffa6b42b0000002924060001000800 The submicron technologies are revealing problems in the interconnections. Thus, the performance of the system largely depends on the structure of communication, in particular with regard to the flow, surface area and power consumed. In addition, traditional communications structures, which are generally based on shared buses, are limited in terms of performance. Indeed, they do not support high flow rates and they do not allow many elements to be interconnected, which makes them not very extensible. Based on this observation, several research groups have worked on a new form of interconnection adapted to future even more complex systems on a chip. They proposed the paradigm of networks on chip. In this paper, various SoC based network topologies has been implemented. Among various network topologies, the four well known topologies are selected. These selected four topologies are implemented by using Verilog programming language and corresponding results has been discussed.
T Nagalaxmi1, E Sreenivasa Rao2, P Chandrasekhar3
Osmania University, India1, Vasavi College of Engineering, India2, Osmania University, India3
Network on Chip, Network Topologies, System on Chip, FPGA
| January | February | March | April | May | June | July | August | September | October | November | December |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 6 , Issue: 4 , Pages: 1041-1047 )
Date of Publication :
January 2021
Page Views :
74
Full Text Views :
1
|