PHASE LOCKED LOOP USING SUB HARMONIC INJECTION TECHNIQUE WITH AUTO ADJUSTED DELAY LOCKED LOOP

ICTACT Journal on Microelectronics ( Volume: 6 , Issue: 3 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ffb6952b0000006b25060001000700
For high speed communication applications; jitter, phase noise and power consumption are most critical parameters required to be considered for PLL designs. A sub harmonically injection locking concept can be used in PLL to reduce jitter and phase noise. Such design is very effective for high frequency applications. This article presents design for low jitter, phase noise, power dissipation for 7.5 GHz Phase locked loop using sub harmonic injection technique with auto adjusted Delay locked loop in 180-nm CMOS technology. The measured phase noise at 1 MHz reference offset frequency is 122.31 dBc/Hz with rms jitter is 127 fs. The overall power dissipation is 13.99 mW for proposed design.

Authors

Nilesh D Patel1, Amisha P Naik2
M. L. Institute of Diploma Studies India1, Nirma University, India2

Keywords

CMOS, PLL, Loop Filter, VCO, PFD, Sub Harmonic Injection

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 6 , Issue: 3 )
Date of Publication
October 2020
Pages
959-963

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in