vioft2nntf2t|tblJournal|Abstract_paper|0xf4ffb6952b0000006b25060001000700 For high speed communication applications; jitter, phase noise and power consumption are most critical parameters required to be considered for PLL designs. A sub harmonically injection locking concept can be used in PLL to reduce jitter and phase noise. Such design is very effective for high frequency applications. This article presents design for low jitter, phase noise, power dissipation for 7.5 GHz Phase locked loop using sub harmonic injection technique with auto adjusted Delay locked loop in 180-nm CMOS technology. The measured phase noise at 1 MHz reference offset frequency is 122.31 dBc/Hz with rms jitter is 127 fs. The overall power dissipation is 13.99 mW for proposed design.
Nilesh D Patel1, Amisha P Naik2
M. L. Institute of Diploma Studies India1, Nirma University, India2
CMOS, PLL, Loop Filter, VCO, PFD, Sub Harmonic Injection
| January | February | March | April | May | June | July | August | September | October | November | December |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 6 , Issue: 3 , Pages: 959-963 )
Date of Publication :
October 2020
Page Views :
118
Full Text Views :
|