vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff1c3500000000014c000001000300 This paper describes the development of a Multiprocessor System-on-Chip (MPSoC) with a novel interconnect architecture incorporating memory allocation. It addresses the problem of mapping a process network with data dependent behavior and soft real time constraints onto the heterogeneous multiprocessor System on Chip (SoC) architectures and focuses on a memory allocation step which is based on an integer linear programming model. An application is modeled as Kahn Process Network (KPN) which makes the parallelism present in the application explicit. The main contribution of our work is an MILP based approach which can be used to map the KPN of streaming applications with data dependent behavior and interleaved computation and communication. Our solution minimizes hardware cost while taking into account the performance constraints. One of the salient features of our work is that it takes into account the additional overheads because of data communication conflicts. It permits to obtain an optimal distributed shared memory architecture minimizing the global cost to access the shared data in the application, and the memory cost. Our approach allows automatic generation of an architecture-level specification of the application.
T.Thillaikkarasi1, A. Jagadeesan2, K.Duraiswamy3
Bannari Amman Institute of Technology, Tamil Nadu, India1, Bannari Amman Institute of Technology, Tamil Nadu, India2, K.S.R.College of Technology, Tiruchengode, Tamil Nadu, India3
Application Specific Multiprocessors, Integer Linear Programming,
Kahn Process Networks, System on Chip, Memory Allocation
| January | February | March | April | May | June | July | August | September | October | November | December |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Communication Technology
( Volume: 1 , Issue: 2 , Pages: 71 - 75 )
Date of Publication :
June 2010
Page Views :
141
Full Text Views :
3
|