FPGA IMPLEMENTATION OF SSPA DECODER

Abstract
SSPA decoder is one of the efficient coding techniques that belongs to LDPC codes. LDPC codes are gaining greater importance in the applications requiring efficient and reliable transfer of information over communication channel. LDPC codes are innovative techniques which play a significant role in satellite communication, CDMA, Bluetooth etc. where the main purpose is to achieve the reliable data transmission maintaining efficiency, quality and minimum bandwidth. Thus, in the present paper, an effort is made on FPGA implementation of LDPC decoding algorithm using Simplified Sum Product Algorithm (SSPA) technique to obtain better efficiency with lesser error rate. The SSPA algorithm is verified in MATLAB for different parity check matrix combinations. Then this is coded in HDL and implemented in real time, integrating with FPGA using Artix-7.

Authors
A Rajagopal1, K Karibasappa2, K S Vasundara Patel3
Dayananda Sagar College of Engineering, India1, Dayananda Sagar Academy of Technology and Management, India2, BMS College of Engineering, India3

Keywords
Sum Product Algorithm (SPA), Simplified Sum Product Algorithm (SSPA), Low Density Parity Check (LDPC), Variable Node (VN), Check Node (CN)
Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 4 , Issue: 3 )
Date of Publication :
October 2018

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.