vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff139d270000008b15000001001400 This paper presents a new adaptive biasing technique for improving the slew rate of CMOS opamps without increasing the power consumption. All the proposed circuits for adaptive biasing are implemented using a current subtractor and NMOS based circuit. Further, the input stage of opamp in proposed circuits were substituted by Flipped Voltage Follower circuit and Self Cascode structure to study their effects on adaptive biasing circuits. The conclusion of this work is that there is a notable enhancement in slew rate, settling time and power dissipation in proposed adaptive biasing techniques. All the circuits have been designed using 180nm CMOS technology and simulated using cadence virtuoso.
Nimeesha, Shikha Soni, Vandana Niranjan, Ashwni Kumar
Indira Gandhi Delhi Technical University for Women, India
Adaptive Biasing, Opamp, Slew Rate, Flipped Voltage Follower, Self Cascode, Power Dissipation
| January | February | March | April | May | June | July | August | September | October | November | December |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 4 , Issue: 2 , Pages: 553-559 )
Date of Publication :
July 2018
Page Views :
157
Full Text Views :
1
|