POWER EFFICIENT HIGH SPEED ADAPTIVE BIASED OPERATIONAL AMPLIFIER

Abstract
This paper presents a new adaptive biasing technique for improving the slew rate of CMOS opamps without increasing the power consumption. All the proposed circuits for adaptive biasing are implemented using a current subtractor and NMOS based circuit. Further, the input stage of opamp in proposed circuits were substituted by Flipped Voltage Follower circuit and Self Cascode structure to study their effects on adaptive biasing circuits. The conclusion of this work is that there is a notable enhancement in slew rate, settling time and power dissipation in proposed adaptive biasing techniques. All the circuits have been designed using 180nm CMOS technology and simulated using cadence virtuoso.

Authors
Nimeesha, Shikha Soni, Vandana Niranjan, Ashwni Kumar
Indira Gandhi Delhi Technical University for Women, India

Keywords
Adaptive Biasing, Opamp, Slew Rate, Flipped Voltage Follower, Self Cascode, Power Dissipation
Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 4 , Issue: 2 )
Date of Publication :
July 2018

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.