PERFORMANCE ANALYSIS OF ADIABATIC TECHNIQUES USING FULL ADDER FOR EFFICIENT POWER DISSIPATION

ICTACT Journal on Microelectronics ( Volume: 4 , Issue: 1 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff946426000000cc0d000001000800
Adiabatic circuits are low power circuits, which deals with reversible logic that it stores the power and gives it back again. Currently Several Adiabatic techniques have been adopted for efficient power dissipation. The technique used to minimize power dissipation are Efficient Charge Recovery Logic, Positive Feedback Adiabatic Logic, and Pass Transistor Logic. The Adiabatic technique is mainly used for reducing the power dissipation in VLSI circuits which performs charging and discharging process. The full adder plays an important role in many arithmetic operations such as the adder, multiplier and divider and processors. In order to limit the power dissipation, an efficient full adder is designed for the different adiabatic techniques and all the circuits have been simulated by 125nm technology using tanner EDA tool.

Authors

C Venkatesh, A Mohanapriya, R Sudha Anandhi
Sri Eshwar College of Engineering, India

Keywords

Adiabatic logic, low power dissipation, Efficient Charge Recovery Logic, Positive Feedback Adiabatic Logic, Pass Transistor Logic, low power adder

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 4 , Issue: 1 )
Date of Publication
April 2018
Pages
510-514

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in