vioft2nntf2t|tblJournal|Abstract_paper|0xf4ffd27623000000aed3050001000700 This paper presents a novel modified comparator based on the combination of 2N-2N2P adiabatic logic and two phase adiabatic static clocked logic (2N-2N2P and 2PASCL), combination of efficient charge recovery adiabatic logic and two phase adiabatic static clocked logic (ECRL and 2PASCL). This new structure computes a decision making signal faster than the existing methods. The introduced logic based comparator demonstrates that the usage of high speed decision making signal allows high speed comparator, saving 60-80% of power in comparison with existing renowned conventional comparators. Adiabatic logic based circuit carry out less power consumption by constraining current flowing through devices with less voltage drop and by reusing the energy stored at output node instead of discharging it to ground. The design is simulated using Cadence Virtuoso Environment.
T S Arun Samuel1, S Darwin2, N Arumugam3
National Engineering College, Kovilpatti, India1,3, Dr. Sivanthi Aditanar College of Engineering, India2
Adiabatic Logic, ECRL, 2PASCL, 2N-2N2P, Comparator
| January | February | March | April | May | June | July | August | September | October | November | December |
| 1 | 0 | 0 | 0 | 0 | 2 | 0 | 0 | 0 | 0 | 1 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 3 , Issue: 1 , Pages: 365-369 )
Date of Publication :
April 2017
Page Views :
160
Full Text Views :
5
|