vioft2nntf2t|tblJournal|Abstract_paper|0xf4fff97c22000000308d050001000700 Network-on-chip (NoC) is a relatively new technology to signaling that enables not only more efficient interconnects but also more efficient design and verification processes for modern SoCs. The communication through the NoC is performed by enabling processing element (PE) to send and receive packets through the network fabric composed of switches/routers connected together through physical links or channels. For effective global on-chip communication, routers provide efficient routing with comparatively low complexity and high performance. Communication deadlock may appear at the router network and can cause performance degradation and system failure. Based on these studies, a five port priority based router is proposed. Port selection logic is used for selecting the ports for data transmission to selective ports. The proposed router shows better performance when tested in Mesh and Torus topology. Round Robin Algorithm is used in arbiter, which handles the process with priority and has low power consumption. The designed router is implemented in Artix 7, Spartan 6 and Virtex 7 using Xilinx ISE 14.7 design tool and power consumption of five port router is taken in Synopsis VHDL and power compiler tool.
Meenu Anna George1, A Aravindhan2, G Lakshminarayanan3
Saintgits College of Engineering, India1, Saintgits College of Engineering, India2, National Institute of Technology, Tiruchirappalli, India
Network-On-Chip, Router, Communication Deadlock, Port Selection Logic, Round Robin Algorithm
| January | February | March | April | May | June | July | August | September | October | November | December |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 2 , Issue: 4 , Pages: 293-299 )
Date of Publication :
January 2017
Page Views :
200
Full Text Views :
|