NETWORK ON-CHIP AND ITS RESEARCH CHALLENGES
Abstract
vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff3ce51b000000f61e000001000b00
Networks-On-Chip (NoCs) have been proposed as a promising solution for power, performance demands and scalability of next generation Systems-On-Chip (SOCs) to overcome the several challenges of current SoC with conventional architecture. In this article, NoC, its architecture and features are presented. Further the article is extended with research challenges. Major areas of scope for research are addressed briefly with the view that microelectronic field researchers get benefitted. Performance analysing parameters and simulation tools for NoC are also included. Future SoC design needs lot of innovations and creativity to explore its complete features. Research on NoC is mandatory at this critical juncture.

Authors
K. Paramasivam
Karpagam College of Engineering, India

Keywords
Network on Chip, System on Chip, Power Dissipation, Research Challenges, NOC Architecture, Network Interface
Yearly Full Views
JanuaryFebruaryMarchAprilMayJuneJulyAugustSeptemberOctoberNovemberDecember
010002010000
Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 1 , Issue: 2 , Pages: 83-87 )
Date of Publication :
July 2015
Page Views :
311
Full Text Views :
4

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.