vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff157b03000000ad0d000001000100 This work presents an accurate and efficient model to compute the delay and slew metric of on-chip interconnect of high speed CMOS circuits foe ramp input. Our metric assumption is based on the Burr’s Distribution function. The Burr’s distribution is used to characterize the normalized homogeneous portion of the step response. We used the PERI (Probability distribution function Extension for Ramp Inputs) technique that extends delay metrics and slew metric for step inputs to the more general and realistic non-step inputs. The accuracy of our models is justified with the results compared with that of SPICE simulations.
Rajib Kar, Vikas Maheshwari, Md. Maqbool, A.K. Bhattacharjee
National Institute of Technology, Durgapur, India
Delay and Slew Calculation, Burr’s Distribution Function,
Probability Distribution Function, Cumulative Distribution Function,
Interconnect, Moment Matching
| January | February | March | April | May | June | July | August | September | October | November | December |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Communication Technology
( Volume: 1 , Issue: 3 , Pages: 137 - 142 )
Date of Publication :
September 2010
Page Views :
118
Full Text Views :
|