vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff2498310000005453040001000300 This paper presents the results of a study that utilises genetic algorithms to optimise the scheduling of tests for a core-based systemon-chip (SoC) system. The research aims at reducing the amount of time that is required to test a SoC system, as well as ensuring that a system meets the requirements of the design. The findings show that it is possible to locate networks that have been carefully tailored to meet the requirements outlined by the RT packets with relation to latency, area, and deadline. The results show that the irregular networks with heterogeneous routers fared much better than the mesh networks when it comes to performance and compliance with the design requirements.
P. Kannan1, P.M. Sithar Selvam2, T. Priya3, S. Murali4
Francis Xavier Engineering College, India1, RVS School of Engineering and Technology, India2, NPR College of Engineering and Technology, India3, Coimbatore Institute of Technology, India4
System-On-Chip, Asynchronous Regression Model, Quality of Service, Scalability
| January | February | March | April | May | June | July | August | September | October | November | December |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Published By :
ICTACT
Published In :
ICTACT Journal on Microelectronics
( Volume: 9 , Issue: 1 , Pages: 1487 - 1491 )
Date of Publication :
April 2023
Page Views :
93
Full Text Views :
|