A DEEP LEARNING BASED POWER ESTIMATION MECHANISM FOR CMOS VLSI CIRCUITS

ICTACT Journal on Microelectronics ( Volume: 8 , Issue: 4 )

Abstract

vioft2nntf2t|tblJournal|Abstract_paper|0xf4ff0c14310000004fb2100001000600
In general, power profile flattening solutions have a higher power consumption; nevertheless, when adopting increased levels of security, this is a sensible choice to make. There have been a variety of various issues raised in relation to each of these tactics, including the fact that they are difficult to scale, that they use a significant amount of energy, that they result in a performance decrease. In this paper, we develop a deep learning-based power estimation mechanism to evaluate the performance of the circuits using VLSI circuits. Various cells of VLSI circuits are evaluated to perform the evaluation of the power supply performance. The results show that the proposed method achieves higher degree of power consumption than the other methods.

Authors

N. Sivakumar1, N.S. Suresh2, G.K. Arpana3
Varuvan Vadivelan Institute of Technology, India1, Saveetha Institute of Medical and Technical Science, India2, East West College of Engineering, India3

Keywords

Deep Learning, Power Estimation, VLSI Circuits

Published By
ICTACT
Published In
ICTACT Journal on Microelectronics
( Volume: 8 , Issue: 4 )
Date of Publication
January 2023
Pages
1471 - 1475

ICT Academy is an initiative of the Government of India in collaboration with the state Governments and Industries. ICT Academy is a not-for-profit society, the first of its kind pioneer venture under the Public-Private-Partnership (PPP) model

Contact Us

ICT Academy
Module No E6 -03, 6th floor Block - E
IIT Madras Research Park
Kanagam Road, Taramani,
Chennai 600 113,
Tamil Nadu, India

For Journal Subscription: journalsales@ictacademy.in

For further Queries and Assistance, write to us at: ictacademy.journal@ictacademy.in